PSB21150FV14NT Infineon Technologies, PSB21150FV14NT Datasheet - Page 9

• Manufacturer Part Number: PSB21150FV14NT
• Manufacturer: Infineon Technologies

Specifications of PSB21150FV14NT

• Number Of Line Interfaces: 1
• Control Interface: HDLC
• Lead Free Status / Rohs Status: Not Compliant

List of Figures
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18
Figure 19
Figure 20
Figure 21
Figure 22
Figure 23
Figure 24
Figure 25
Figure 26
Figure 27
Figure 28
Figure 29
Figure 30
Figure 31
Figure 32
Figure 33
Figure 34
Figure 35
Figure 36
Figure 37
Figure 38
Data Sheet
Logic Symbol of the IPAC-X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
ISDN PC Adapter Card for S Interface . . . . . . . . . . . . . . . . . . . . . . . . 20
ISDN PC Adapter Card for U or S Interface. . . . . . . . . . . . . . . . . . . . . 21
ISDN Voice/Data Terminal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
ISDN Stand-Alone Terminal with POTS Interface . . . . . . . . . . . . . . . . 23
Pin Configuration of the IPAC-X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Functional Block Diagram of the IPAC-X . . . . . . . . . . . . . . . . . . . . . . . 33
Serial Control Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Serial Control Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Direct/Indirect Register Address Mode . . . . . . . . . . . . . . . . . . . . . . . . 40
Interrupt Status and Mask Registers . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Reset Generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Timer Interrupt Status Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Timer 1 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Timer 2 Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
ACL Indication of Activated Layer 1 . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
ACL Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
Wiring Configurations in User Premises . . . . . . . . . . . . . . . . . . . . . . . 49
S/T -Interface Line Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Frame Structure at Reference Points S and T (ITU I.430). . . . . . . . . . 51
Multiframe Synchronization using the M-Bit. . . . . . . . . . . . . . . . . . . . . 54
Sampling Time in LT-S / NT Mode (M-Bit input) . . . . . . . . . . . . . . . . . 55
Frame Relationship in LT-S / NT Mode (M-Bit input) . . . . . . . . . . . . . . 55
Frame Relationship in TE / LT-T Mode (M-Bit output) . . . . . . . . . . . . . 56
Data Delay Between IOM-2 and S/T Interface Transparent Mode
(TE mode only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Data Delay Between IOM-2 and S/T Interface With S/G Bit Evaluation
(TE mode only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Data Delay Between IOM-2 and S/T Interface With 8 IOM Channels
(LT-S/NT mode only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Data Delay Between IOM-2 and S/T Interface With 3 IOM Channels
a Maximum Receive Delay(LT-S/NT mode only). . . . . . . . . . . . . . . . . 59
Equivalent Internal Circuit of the Transmitter Stage . . . . . . . . . . . . . . 60
Equivalent Internal Circuit of the Receiver Stage . . . . . . . . . . . . . . . . 61
Connection of Line Transformers and Power Supply to the IPAC-X . . 62
External Circuitry for Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
External Circuitry for Symmetrical Receivers. . . . . . . . . . . . . . . . . . . . 64
External Circuitry for Symmetrical Receivers. . . . . . . . . . . . . . . . . . . . 65
Disabling of S/T Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
External Loop at the S/T-Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . 67
Clock System of the IPAC-X . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Phase Relationships of IPAC-X Clock Signals . . . . . . . . . . . . . . . . . . 71
9
PSB/PSF 21150
2003-01-30
IPAC-X
Page