ICS1893AFI IDT, Integrated Device Technology Inc, ICS1893AFI Datasheet - Page 59

• Manufacturer Part Number: ICS1893AFI
• Description: PHYCEIVER LOW PWR 3.3V 48-SSOP
• Manufacturer: IDT, Integrated Device Technology Inc
• Series: PHYceiver™r
• Type: PHY Transceiverr

Specifications of ICS1893AFI

• Protocol: MII
• Voltage - Supply: 3.14 V ~ 3.47 V
• Mounting Type: Surface Mount
• Package / Case: 48-SSOP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Number Of Drivers/receivers: -
• Other names: 1893AFI

8.2 Register 0: Control Register
8.2.1 Reset (bit 0.15)
ICS1893AF, Rev. D 10/26/04
Table 8-5
of the ICS1893AF.
•
•
•
Note:
Table 8-5. Control Register (Register 0 [0x00]
† Whenever the PHY address of
‡ As per the IEEE Std 802.3u, during any write operation to any bit in this register, the STA must write the default value
This bit controls the software reset function. Setting this bit to logic one initiates an ICS1893AF software
reset during which all Management Registers are set to their default values and all internal state machines
are set to their idle state. For a detailed description of the software reset process, see
“Software
During reset, the ICS1893AF leaves bit 0.15 set to logic one and isolates all STA management register
accesses. However, the reset process is not complete until bit 0.15 (a Self-Clearing bit), is set to logic zero,
which indicates the reset process is terminated.
0.15
0.14
0.13
0.12
0.11
0.10
0.9
0.8
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0.0
Bit
•
•
to all Reserved bits.
The Control Register is accessible through the MII Management Interface.
Its operation is independent of the MAC/Repeater Interface configuration.
It is fully compliant with the ISO/IEC Control Register definition.
ICS1893AF Data Sheet - Release
Is equal to 00000 (binary), the Isolate bit 0.10 is logic one.
Is not equal to 00000, the Isolate bit 0.10 is logic zero.
Reset
Loopback enable
Data rate select
Auto-Negotiation enable
Low-power mode
Isolate
Auto-Negotiation restart
Duplex mode
Collision test
IEEE reserved
IEEE reserved
IEEE reserved
IEEE reserved
IEEE reserved
IEEE reserved
IEEE reserved
For an explanation of acronyms used in
lists the bits for the Control Register, a 16-bit register used to establish the basic operating modes
Reset”.
Definition
Table
Copyright © 2004, Integrated Circuit Systems, Inc.
No effect
Disable Loopback mode
10 Mbps operation
Disable Auto-Negotiation Enable Auto-Negotiation
Normal power mode
No effect
No effect
Half-duplex operation
No effect
Always 0
Always 0
Always 0
Always 0
Always 0
Always 0
Always 0
8-16:
When Bit = 0
All rights reserved.
59
Table
8-5, see
ICS1893AF enters Reset
mode
Enable Loopback mode
100 Mbps operation
Low-power mode
Isolate ICS1893AF from
MII
Restart Auto-Negotiation
Full-duplex operation
Enable collision test
N/A
N/A
N/A
N/A
N/A
N/A
N/A
When Bit = 1
Chapter 1, “Abbreviations and
Chapter 8 Management Register Set
cess
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Ac-
RO
RO
RO
RO
RO
RO
RO
Section 5.1.2.3,
SC
SC
SF
–
–
–
–
–
–
–
–
–
–
–
–
–
–
October, 2004
Acronyms”.
fault
0/1†
De-
0‡
0‡
0‡
0‡
0‡
0‡
0‡
0
0
1
1
0
0
0
0
0/4†
Hex
3
0
0