DSPIC30F2020-30I/SP Microchip Technology Inc., DSPIC30F2020-30I/SP Datasheet - Page 53
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
DSPIC30F2020-30I/SP
Manufacturer Part Number
DSPIC30F2020-30I/SP
Description
DSP, 16-Bit, 12KB Flash, 512 RAM, 21 I/O, SDIP-28
Manufacturer
Microchip Technology Inc.
Type
DSPr
Datasheet
1.DSPIC30F2023-30IPT.pdf
(286 pages)
Specifications of DSPIC30F2020-30I/SP
A/d Inputs
8-Channels, 10-Bit
Comparators
4
Cpu Speed
30 MIPS
Eeprom Memory
0 Bytes
Input Output
21
Interface
I2C/SPI/UART
Ios
21
Memory Type
Flash
Number Of Bits
16
Package Type
28-pin SPDIP
Programmable Memory
12K Bytes
Ram Size
512 Bytes
Timers
3-16-bit, 1-32-bit
Voltage, Range
3-5.5
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
- Current page: 53 of 286
- Download datasheet (5Mb)
5.4
All interrupt event flags are sampled in the beginning of
each instruction cycle by the IFSx registers. A pending
interrupt request (IRQ) is indicated by the flag bit being
equal to a ‘1’ in an IFSx register. The IRQ will cause an
interrupt to occur if the corresponding bit in the interrupt
enable (IECx) register is set. For the remainder of the
instruction cycle, the priorities of all pending interrupt
requests are evaluated.
If there is a pending IRQ with a priority level greater
than the current processor priority level in the IPL bits,
the processor will be interrupted.
The processor then stacks the current Program
Counter and the low byte of the processor STATUS
Register (SRL), as shown in Figure 5-2. The low byte
of the STATUS register contains the processor priority
level at the time, prior to the beginning of the interrupt
cycle. The processor then loads the priority level for
this interrupt into the STATUS register. This action will
disable all lower priority interrupts until the completion
of the Interrupt Service Routine (ISR).
FIGURE 5-2:
The RETFIE (Return from Interrupt) instruction will
unstack the Program Counter and status registers to
return the processor to its state prior to the interrupt
sequence.
© 2006 Microchip Technology Inc.
0x0000
Note 1: The user can always lower the priority
2: The IPL3 bit (CORCON<3>) is always
Interrupt Sequence
15
SRL IPL3 PC<22:16>
level by writing a new value into SR. The
Interrupt Service Routine must clear the
interrupt flag bits in the IFSx register
before lowering the processor interrupt
priority, in order to avoid recursive
interrupts.
clear when interrupts are being pro-
cessed. It is set only during execution of
traps.
<Free Word>
PC<15:0>
INTERRUPT STACK
FRAME
0
W15 (before CALL)
W15 (after CALL)
PUSH : [W15++]
POP
: [--W15]
Preliminary
5.5
In Program Memory, the IVT is followed by the AIVT, as
shown in Figure 5-1. Access to the Alternate Vector
Table is provided by the ALTIVT bit in the INTCON2
register. If the ALTIVT bit is set, all interrupt and excep-
tion processes will use the alternate vectors instead of
the default vectors. The alternate vectors are organized
in the same manner as the default vectors. The AIVT
supports emulation and debugging efforts by providing
a means to switch between an application and a sup-
port environment, without requiring the interrupt vec-
tors to be reprogrammed. This feature also enables
switching between applications for evaluation of
different software algorithms at run time.
If the AIVT is not required, the program memory allo-
cated to the AIVT may be used for other purposes.
AIVT is not a protected section and may be freely
programmed by the user.
5.6
A context saving option is available using shadow reg-
isters. Shadow registers are provided for the DC, N,
OV, Z and C bits in SR, and the registers W0 through
W3. The shadows are only one level deep. The shadow
registers are accessible using the PUSH.S and POP.S
instructions only.
When the processor vectors to an interrupt, the
PUSH.S instruction can be used to store the current
value of the aforementioned registers into their
respective shadow registers.
If an ISR of a certain priority uses the PUSH.S and
POP.S instructions for fast context saving, then a
higher priority ISR should not include the same instruc-
tions. Users must save the key registers in software
during a lower priority interrupt, if the higher priority ISR
uses fast context saving.
5.7
The interrupt controller supports three external inter-
rupt request signals, INT0-INT2. These inputs are edge
sensitive; they require a low-to-high or a high-to-low
transition to generate an interrupt request. The
INTCON2 register has three bits, INT0EP-INT2EP, that
select the polarity of the edge detection circuitry.
5.8
The interrupt controller may be used to wake-up the
processor from either Sleep or Idle modes, if Sleep or
Idle mode is active when the interrupt is generated.
If an enabled interrupt request of sufficient priority is
received by the interrupt controller, then the standard
interrupt request is presented to the processor. At the
same time, the processor will wake-up from Sleep or
Idle and begin execution of the Interrupt Service
Routine needed to process the interrupt request.
dsPIC30F1010/202X
Alternate Vector Table
Fast Context Saving
External Interrupt Requests
Wake-up from Sleep and Idle
DS70178C-page 51
Related parts for DSPIC30F2020-30I/SP
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![MA300012](/photos/26/93/269359/ma300012_tmb.jpg)
Part Number:
Description:
MODULE DSPIC30F SAMPLE 64QFP
Manufacturer:
Microchip Technology
Datasheet:
![MA300013](/photos/26/93/269388/ma300013_tmb.jpg)
Part Number:
Description:
MODULE DSPIC30F SAMPLE 80QFP
Manufacturer:
Microchip Technology
Datasheet:
![SW006013](/photos/9/32/93254/sw006013_tmb.jpg)
Part Number:
Description:
MPLAB C Compiler For DsPIC DSCs
Manufacturer:
Microchip Technology
Datasheet:
![DAF30-3](/photos/26/88/268854/daf30_3_tmb.jpg)
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
![DAF30-4](/photos/26/91/269107/daf30_4_tmb.jpg)
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
![DAF30-2](/photos/26/92/269222/daf30_2_tmb.jpg)
Part Number:
Description:
DEVICE ATP FOR ICE4000
Manufacturer:
Microchip Technology
Datasheet:
![MA18F4431](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
MODULE PLUG-IN PIC18F4431
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2020-20E/SO](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 12KB 40MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F3014-20I/PT](/photos/6/82/68251/c04-076_pt_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 24KB 40MHZ, 5.5V, TQFP44
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F4011-20E/P](/photos/6/61/66192/150-40-dip_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 48KB, 40MHZ, 5.5V, DIP40
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F4012-20I/SO](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 48KB 20MHZ, 5.5V, SOIC28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F5011-20I/PTG](/images/manufacturer_photos/0/4/439/microchip_technology_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 66KB, 40MHZ 5.5V TQFP-64
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2012-30I/ML](/photos/6/81/68120/150-28-qfn_tmb.jpg)
Part Number:
Description:
IC, DSC, 16BIT, 12KB, 40MHZ, 5.5V, QFN28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F2010-30I/SPG](/photos/19/0/190081/42268255_tmb.jpg)
Part Number:
Description:
16BIT 30MIPS DSPIC, 30F2010, DIP28
Manufacturer:
Microchip Technology
Datasheet:
![DSPIC30F5011-30I/PTG](/photos/19/3/190367/42268274_tmb.jpg)
Part Number:
Description:
16BIT MCU-DSP 30MHZ, SMD, 30F5011
Manufacturer:
Microchip Technology
Datasheet: