ISP1362EE ST-Ericsson Inc, ISP1362EE Datasheet - Page 85
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1362EE
Manufacturer Part Number
ISP1362EE
Description
IC USB CTRL SNGL CHIP 64TFBGA
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1362EEUM.pdf
(153 pages)
Specifications of ISP1362EE
Controller Type
USB 2.0 Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
ISP1362EEUM
Manufacturer:
IDT
Quantity:
300
NXP Semiconductors
Table 61.
ISP1362_5
Product data sheet
Bit
Symbol
Reset
Access
HcRhPortStatus[1:2] register: bit allocation
14.3.4 HcRhPortStatus[1:2] register (R/W [1]: 15h/95h; [2]: 16h/96h)
31
-
-
Table 60.
The HcRhPortStatus[1:2] register is used to control and report port events on a per-port
basis. NumberofDownstreamPort represents the number of HcRhPortStatus registers that
are implemented in hardware. The lower word is used to reflect the port status, whereas
the upper word reflects status change bits. Some status bits are implemented with special
write behavior. Reserved bits should always be written logic 0. The bit allocation of the
HcRhPortStatus[1:2] register is given in
Code (Hex): [1] = 15, [2] = 16 — read
Code (Hex): [1] = 95, [2] = 96 — write
Bit
31
30 to 18 -
17
16
15
14 to 2
1
0
30
-
-
Symbol Description
CRWE
CCIC
LPSC
DRWE
-
OCI
LPS
HcRhStatus register: bit description
On write ClearRemoteWakeupEnable: Writing logic 1 clears
DeviceRemoteWakeupEnable (DRWE). Writing logic 0 has no effect.
reserved
OverCurrentIndicatorChange: This bit is set by hardware when a change
has occurred to the OverCurrentIndicator (OCI) field of this register. The HCD
clears this bit by writing logic 1. Writing logic 0 has no effect.
On read LocalPowerStatusChange: The root hub does not support the local
power status feature. Therefore, this bit is always read as logic 0.
On write SetGlobalPower: In global power mode (PowerSwitchingMode = 0),
logic 1 is written to this bit to turn on power to all ports (clear
PortPowerStatus). In per-port power mode, it sets PortPowerStatus only on
ports whose PortPowerControlMask bit is not set. Writing logic 0 has no effect.
On read DeviceRemoteWakeupEnable: This bit enables
bit ConnectStatusChange as a resume event, causing a state transition from
USBSuspend to USBResume and setting the ResumeDetected interrupt.
0 — ConnectStatusChange is not a remote wake-up event
1 — ConnectStatusChange is a remote wake-up event
On write SetRemoteWakeupEnable: Writing logic 1 sets
DeviceRemoteWakeupEnable. Writing logic 0 has no effect.
reserved
OverCurrentIndicator: This bit reports overcurrent conditions when global
reporting is implemented. When set, an overcurrent condition exists. When
cleared, all power operations are normal. If per-port overcurrent protection is
implemented, this bit is always logic 0.
On read LocalPowerStatus: The root hub does not support the local power
status feature. Therefore, this bit is always read as logic 0.
On write ClearGlobalPower: In global power mode (PowerSwitchingMode =
0), logic 1 is written to this bit to turn-off power to all ports (clear
PortPowerStatus). In per-port power mode, it clears PortPowerStatus only on
ports whose PortPowerControlMask bit is not set. Writing logic 0 has no effect.
29
-
-
Rev. 05 — 8 May 2007
28
-
-
reserved
Table
27
-
-
61.
Single-chip USB OTG Controller
26
-
-
25
-
-
© NXP B.V. 2007. All rights reserved.
ISP1362
84 of 152
24
-
-