ISP1362EE ST-Ericsson Inc, ISP1362EE Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1362EE
Manufacturer Part Number
ISP1362EE
Description
IC USB CTRL SNGL CHIP 64TFBGA
Manufacturer
ST-Ericsson Inc
Datasheet
1.ISP1362EEUM.pdf
(153 pages)
Specifications of ISP1362EE
Controller Type
USB 2.0 Controller
Interface
Parallel/Serial
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ISP1362EE/01
Manufacturer:
KAWASAKI
Quantity:
1 200
Part Number:
ISP1362EE/01
Manufacturer:
PHILIPS/飞利浦
Quantity:
20 000
Company:
Part Number:
ISP1362EEUM
Manufacturer:
IDT
Quantity:
300
NXP Semiconductors
Table 2.
[1]
[2]
ISP1362_5
Product data sheet
Symbol
OTG_DM1
OTG_DP1
AGND
V
CP_CAP1
CP_CAP2
V
V
DGND
V
TEST1
TEST2
A0
A1
D0
D1
CC
BUS
DD(5V)
CC
Symbol names with an overscore (for example, NAME) represent active LOW signals.
In OTG mode, this pin is pulled down by an internal resistor.
[1]
Pin description
Pin
LQFP64
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
TFBGA64
A9
B8
A8
B7
A7
B6
A6
B5
A5
B4
A4
B3
A3
B2
A2
A1
…continued
Type
AI/O
AI/O
-
-
AI/O
AI/O
I/O
I
-
-
I/O
I/O
I
I
I/O
I/O
Description
D signal of the OTG port, the downstream host port 1 or the upstream
device port; when not in use, leave this pin open and set
bit ConnectPullDown_DS1 of the HcHardwareConfiguration register
D+ signal of the OTG port, the downstream host port 1 or the upstream
device port; when not in use, leave this pin open and set
bit ConnectPullDown_DS1 of the HcHardwareConfiguration register
analog ground; used for OTG ATX
supply voltage (3.3 V); it is recommended that you connect a decoupling
capacitor of 0.01 F
charge pump capacitor pin 1; low ESR; see
charge pump capacitor pin 2; low ESR; see
analog input and output
OTG mode — built-in charge pump output or V
input; connect to pin V
Peripheral Controller mode — input as V
pin V
Host Controller mode — not used; leave open
supply reference voltage (5 V); to be used together with built-in
overcurrent circuit; when built-in overcurrent circuit is not in use, this pin
can be tied to V
capacitor of 0.01 F
digital ground
supply voltage (3.3 V); it is recommended that you connect a decoupling
capacitor of 0.01 F
for test input and output, pulled to GND by a 10 k resistor
bidirectional, push-pull input, 3-state output
for test input and output, pulled to GND by a 10 k resistor
bidirectional, push-pull input, 3-state output
command or data phase
input
LOW — PIO bus of the Host Controller is selected
HIGH — PIO bus of the Peripheral Controller is selected
input
bit 0 of the bidirectional data bus that connects to the internal registers
and buffer memory of the ISP1362; the bus is in the high-impedance
state when it is idle
bidirectional, push-pull input, 3-state output
bit 1 of the bidirectional data bus that connects to the internal registers
and buffer memory of the ISP1362; the bus is in the high-impedance
state when it is idle
bidirectional, push-pull input, 3-state output
Rev. 05 — 8 May 2007
BUS
of the upstream connector
CC
; it is recommended that you connect a decoupling
BUS
of the OTG connector
Single-chip USB OTG Controller
BUS
Section 10.6
Section 10.6
sensing; connect to
BUS
voltage comparators
© NXP B.V. 2007. All rights reserved.
ISP1362
11 of 152
[2]
[2]