CY7C68300C-56PVXC Cypress Semiconductor Corp, CY7C68300C-56PVXC Datasheet - Page 16
![IC USB 2.0 BRIDGE AT2LP 56-SSOP](/photos/6/81/68150/cy7c68300c-56pvxc_sml.jpg)
CY7C68300C-56PVXC
Manufacturer Part Number
CY7C68300C-56PVXC
Description
IC USB 2.0 BRIDGE AT2LP 56-SSOP
Manufacturer
Cypress Semiconductor Corp
Series
CY7Cr
Type
USB to ATA/ATAPI Bridger
Datasheets
1.CY7C68300C-56PVXC.pdf
(42 pages)
2.CY7C68320C-100AXA.pdf
(44 pages)
3.CY7C68300C-56PVXC.pdf
(42 pages)
Specifications of CY7C68300C-56PVXC
Package / Case
56-SSOP
Controller Type
USB 2.0 Controller
Interface
I²C
Voltage - Supply
3.15 V ~ 3.45 V
Current - Supply
50mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Number Of Bits
48
Operating Temperature Range
0 C to + 70 C
Supply Current
10 mA
Operating Supply Voltage
3.3 V
Controller Family/series
(8051) USB
Core Size
8 Bit
No. Of I/o's
6
Embedded Interface Type
I2C, USB
Digital Ic Case Style
SSOP
Supply Voltage Range
3V To 3.6V
Rohs Compliant
Yes
Operating Temperature (min)
0C
Operating Temperature Classification
Commercial
Operating Temperature (max)
70C
Package Type
SSOP
Rad Hardened
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
CY4615B - KIT USB TO ATA REFERENCE DESIGN
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-2266-5
CY7C68300C-56PVXC
CY7C68300C-56PVXC
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C68300C-56PVXC
Manufacturer:
HITACHI
Quantity:
2 000
Company:
Part Number:
CY7C68300C-56PVXC
Manufacturer:
CY
Quantity:
8
Part Number:
CY7C68300C-56PVXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
files, provides an easy way to enable and modify the HID
features of the AT2LP.
GPIO pins can be individually set as inputs or outputs, with byte
0x09 of the configuration data, enabling a mix of HID and general
purpose outputs. GPIOs that are not configured as inputs are
reported with a value of ‘0’ in the HID data. The RESERVED bits’
Table 5. HID Data Bitmap
Functional Overview
Chip functionally is described in the subsequent sections.
USB Signaling Speed
AT2LP operates at the following two rates defined in the USB 2.0
Specification dated April 27, 2000:
■
■
AT2LP does not operate at the low-speed signaling rate of
1.5 Mbits/sec.
ATA Interface
The ATA/ATAPI port on the AT2LP is compatible with the
Information Technology–AT Attachment with Packet Interface–6
(ATA/ATAPI-6) Specification, T13/1410D Revision 2A. The
AT2LP supports both ATAPI packet commands and ATA
commands (by use of ATA Command Blocks), as outlined in
ATA Command Block (ATACB) on page
Mass Storage Class (MSC) Bulk-Only Transport (BOT)
Table 6. ATACB Field Descriptions
Document Number: 001-05809 Rev. *H
Full-speed, with a signaling bit rate of 12 Mbits/sec.
High-speed, with a signaling bit rate of 480 Mbits/sec.
7
Byte
0
1
6
bVSCBSignature
bVSCBSubCommand
USB Interrupt Data Byte 1
5
Field Name
4
3
16. Refer to the USB
2
This field indicates to the CY7C68300C/CY7C68301C that the ATACB
contains a vendor-specific command block. The value of this field must match
the value in EEPROM address 0x04 for the command to be recognized as a
vendor-specific ATACB command.
This field must be set to 0x24 for ATACB commands.
1
0
7
values must be ignored, and Cypress recommends using a
bitmask in software to filter out unused HID data.
Note that if using the 56-pin package, the reported GPIO[5:3]
values must be ignored because the pins are not actually
present.
Specification for information on Command Block formatting.
Additionally, the AT2LP translates ATAPI SFF-8070i commands
to ATA commands for seamless integration of ATA devices with
generic Mass Storage Class BOT drivers.
ATA Command Block (ATACB)
The ATA Command Block (ATACB) functionality provides a
means of passing ATA commands and ATA register accesses to
the attached device for execution. ATACB commands are
transferred in the Command Block Wrapper Command Block
(CBWCB) portion of the Command Block Wrapper (CBW). The
ATACB is distinguished from other command blocks by having
the first two bytes of the command block match the
bVSCBSignature and bVSCBSubCommand values that are
defined in
bVSCBSignature and bVSCBSubCommand are interpreted as
ATA Command Blocks. All other fields of the CBW and
restrictions on the CBWCB remain as defined in the USB Mass
Storage Class Bulk-Only Transport Specification. The ATACB
must be 16 bytes in length. The following table and text defines
the fields of the ATACB.
6
Field Description
Table
USB Interrupt Data Byte 0
5
CY7C68300C, CY7C68301C
CY7C68320C, CY7C68321C
6. Only command blocks that have a valid
4
3
2
1
Page 16 of 44
0
[+] Feedback