STLC5046 STMicroelectronics, STLC5046 Datasheet - Page 36

IC CODEC/FLTR PROG QUAD 64-TQFP

STLC5046

Manufacturer Part Number
STLC5046
Description
IC CODEC/FLTR PROG QUAD 64-TQFP
Manufacturer
STMicroelectronics
Type
PCM Codec/Filterr
Datasheets

Specifications of STLC5046

Data Interface
PCM Audio Interface
Resolution (bits)
16 b
Number Of Adcs / Dacs
4 / 4
Sigma Delta
Yes
Voltage - Supply, Analog
3.3 V ~ 5 V
Voltage - Supply, Digital
3.3 V ~ 5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-3665

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLC5046
Manufacturer:
ST
Quantity:
2 282
Part Number:
STLC5046
Manufacturer:
ST
Quantity:
4
Part Number:
STLC5046
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STLC5046
Manufacturer:
ST
0
Part Number:
STLC5046
Manufacturer:
ST
Quantity:
20 000
Part Number:
STLC5046 BCP
Manufacturer:
ST
0
Part Number:
STLC5046-1LF
Manufacturer:
ST
0
Part Number:
STLC5046-BCA
Manufacturer:
ST
0
Part Number:
STLC5046BCL
Manufacturer:
TOSHIBA
Quantity:
800
Part Number:
STLC5046BCP
Manufacturer:
ST
Quantity:
1 900
Registers addresses
3.1.27
3.1.28
36/51
Interrupt register (INT)
Addr=21h; Reset Value=00h
ICKF = 1: If interrupt is generated by a change of bit 0 in register ALARM.
In dynamic I/O configuration the ID3..0 bits latch the interrupt request from the related
channel.
Any single bit IDn is cleared after reading related I/O register or by setting MCn bit High (i.e.
when channel n is disabled to generate interrupt).
In static I/O configuration ID0 and ID2 bits latch the interrupt request from I/O11..0 and
CS3..0 respectively:
ID0: is set High when the interrupt is requested from any the I/O11..0 lines.
ID2: is set High when the interrupt is requested from any of the CS3..0 (configured as I/O).
ID0 and ID2 are cleared after reading related I/O register.
ID1 and ID3 are don’t care.
Pin-strap value (value=00b):
Alarm register (ALARM)
Addr=22h; Reset Value=00h
CKF=1: If number of PCM clock pulses in one frame period does not match expected value.
POR=1: If a Power On Reset is detected during operation.
The register ALARM is cleared after reading operation only if signals are inactive.
Pin-strap value (value=00h):
Bit7
Bit7
0
Bit6
Bit6
0
Bit5
Bit5
0
Doc ID 7052 Rev 5
ICKF
Bit4
Bit4
0
0
Bit3
Bit3
ID3
0
0
Bit2
Bit2
ID2
0
0
POR
Bit1
Bit1
ID1
0
0
0
STLC5046
CKF
Bit0
Bit0
ID0
0
0
0

Related parts for STLC5046