STLC5046 STMicroelectronics, STLC5046 Datasheet - Page 19
![IC CODEC/FLTR PROG QUAD 64-TQFP](/photos/6/76/67655/497-64-tqfp_sml.jpg)
STLC5046
Manufacturer Part Number
STLC5046
Description
IC CODEC/FLTR PROG QUAD 64-TQFP
Manufacturer
STMicroelectronics
Type
PCM Codec/Filterr
Specifications of STLC5046
Data Interface
PCM Audio Interface
Resolution (bits)
16 b
Number Of Adcs / Dacs
4 / 4
Sigma Delta
Yes
Voltage - Supply, Analog
3.3 V ~ 5 V
Voltage - Supply, Digital
3.3 V ~ 5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-3665
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STLC5046
Manufacturer:
ST
Quantity:
2 282
Part Number:
STLC5046
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
STLC5046BCL
Manufacturer:
TOSHIBA
Quantity:
800
Company:
Part Number:
STLC5046BCP
Manufacturer:
ST
Quantity:
1 900
STLC5046
3.1
3.1.1
3.1.2
Registers description
Configuration register (CONF)
Addr=00h; Reset Value=3Fh
RES=0 Normal operation
RES=1 Device reset: I/0n and CSn are all inputs, DX is H.I. (equivalent to Hw. reset).
LIN=0 A or µ Law PCM encoding
LIN=1 Linear encoding (16 bits), two’s complement.
AMU=0 µ Law selection
AMU=1 A Law selection (even bits inverted)
STA=0 CS0 to CS3 scan the four SLICs connected to the I/O control port, each CS has a
31.25µs repetition time.
STA=1; I/O are static, CS0 to CS3 are configured as generic static I/O
PD3..0=0 CODEC 3..0 is active
PD3..0=1 CODEC 3..0 is in power Down. When one codec is in Power Down the
corresponding VFRO output is forced to AGND. and the corresponding transmit time slot on
DX is set in H.I.
Pin-strap value:
I/O Direction register (DIR)
Addr=01h; Reset Value=00h
Addr=02h; Reset Value=X0h
IO
11..0.
IO
to the I/O output.
11..0
11..0
RES
RES
Bit7
Bit7
IO
7
= 0; I/O pin 11..0 is an input, data on the I/O input is written in DATAn register bit
= 1; I/O pin 11..0 is an output, data contained in DATAn register bit11..0 is transferred
Bit6
Bit6
LIN
IO
0
6
AMU
AMU
Bit5
Bit5
IO
5
Doc ID 7052 Rev 5
Bit4
Bit4
STA
IO
0
4
PD3
PD3
IO
Bit3
Bit3
IO
11
3
Bit2
PD2
PD2
Bit2
IO
IO
10
2
Registers addresses
PD1
PD1
Bit1
Bit1
IO
IO
1
9
Bit0
PD0
PD0
Bit0
IO
IO
0
8
19/51