MC68360ZP25L Freescale Semiconductor, MC68360ZP25L Datasheet - Page 579
MC68360ZP25L
Manufacturer Part Number
MC68360ZP25L
Description
IC MPU QUICC 25MHZ 357-PBGA
Manufacturer
Freescale Semiconductor
Datasheets
1.MC68EN360VR25L.pdf
(14 pages)
2.MC68EN360VR25L.pdf
(2 pages)
3.MC68360AI25L.pdf
(962 pages)
Specifications of MC68360ZP25L
Processor Type
M683xx 32-Bit
Speed
25MHz
Voltage
5V
Mounting Type
Surface Mount
Package / Case
357-PBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68360ZP25L
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68360ZP25LR2
Manufacturer:
PMC
Quantity:
95
Company:
Part Number:
MC68360ZP25LR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68360ZP25LR2
Manufacturer:
FREESCALE
Quantity:
20 000
- Current page: 579 of 962
- Download datasheet (4Mb)
Freescale Semiconductor, Inc.
Serial Communication Controllers (SCCs)
after 64 byte times, then no retransmission is performed, and the buffer is closed with an LC
error indication.
If a collision occurs during frame reception, the reception is stopped. This error will be
reported in the BD only if the length of this frame is greater than or equal to the MINFLR or
if the RSH mode is enabled in the PSMR.
7.10.23.15 INTERNAL AND EXTERNAL LOOPBACK. Both internal and external loop-
back are supported by the Ethernet controller. In loopback mode, both of the SCC FIFOs
are used, and the channel actually operates in a full-duplex fashion. Both internal and exter-
nal loopback are configured using combinations of the LPB bit in the PSMR and the DIAG
bits in the GSMR. Because of the full-duplex nature of the loopback operation, the perfor-
mance of the other SCCs will be degraded.
Internal loopback disconnects the SCC from the SI. The receive data is connected to the
transmit data, and the receive clock is connected to the transmit clock. Both FIFOs are used.
The transmitted data from the transmit FIFO is received immediately into the receive FIFO.
There is no heartbeat check in this mode. In this mode TENA should be configured to be a
general purpose output.
(PCPAR[0]=0, PCDIR[0]=1, PCDAT[0]=0) and the HBC bit in the PSMR should be 0.
In external loopback operation, the Ethernet controller listens for receive data from the EEST
at the same time that it is transmitting.
7.10.23.16 ETHERNET ERROR-HANDLING PROCEDURE. The
Ethernet
controller
reports frame reception and transmission error conditions using the channel BDs, the error
counters, and the Ethernet event register.
7.10.23.16.1 Transmission Errors. The following paragraphs describe various types of
Ethernet transmission errors.
Transmitter Underrun . If this error occurs, the channel sends 32 bits that ensure a CRC
error, terminates buffer transmission, closes the buffer, sets the UN bit in the Tx BD, and
sets TXE in the Ethernet event register. The channel will resume transmission after recep-
tion of the RESTART TRANSMIT command.
Carrier Sense Lost During Frame Transmission . When this error occurs and no collision is
detected in this frame, the channel sets the CSL bit in the Tx BD, sets TXE in the Ethernet
event register, and continues the buffer transmission normally. No retries are performed as
a result of this error.
Retransmission Attempts Limit Expired . When this error occurs, the channel terminates
buffer transmission, closes the buffer, sets the RL bit in the Tx BD, and sets TXE. The chan-
nel will resume transmission after reception of the RESTART TRANSMIT command.
Late Collision . When this error occurs, the channel terminates buffer transmission, closes
the buffer, sets the LC bit in the Tx BD, and sets TXE. The channel will resume transmission
after reception of the RESTART TRANSMIT command.
MC68360 USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
Related parts for MC68360ZP25L
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MC68360 MC68360 Multiple Ethernet Channels on the QUICC
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Implementing an 8 bit Eprom for an MC68EC040-MC68360 System
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the MC68060 to the MC68360
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 RAM Microcode Package Option Overview
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 MC68360 CPM-CPU Interaction
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing SDRAM to the MC68360 QUICC Device
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the QUICC to a MCM516400 (4Mx4 10-12 column-row) DRAM
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Interfacing the 68360 (QUICC) to T1-E1 Systems
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
MC68360 Multiple QUICC Design Concept
Manufacturer:
Motorola / Freescale Semiconductor
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: