EZ80190AZ050EG Zilog, EZ80190AZ050EG Datasheet - Page 32

IC WEBSERVER 50MHZ XTEMP 100LQFP

EZ80190AZ050EG

Manufacturer Part Number
EZ80190AZ050EG
Description
IC WEBSERVER 50MHZ XTEMP 100LQFP
Manufacturer
Zilog
Datasheet

Specifications of EZ80190AZ050EG

Processor Type
eZ80
Features
High Speed, Single-Cycle Instruction-Fetch
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
100-LQFP
Processor Series
EZ80190x
Core
eZ80
Data Bus Width
8 bit
Program Memory Type
ROMLess
Data Ram Size
8 KB
Interface Type
I2C, IrDA, SPI, UART
Maximum Clock Frequency
50 MHz
Number Of Programmable I/os
32
Number Of Timers
6
Operating Supply Voltage
3 V to 3.6 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
0 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
269-3865
EZ80190AZ050EG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EZ80190AZ050EG
Manufacturer:
TYCO
Quantity:
120
Part Number:
EZ80190AZ050EG
Manufacturer:
Zilog
Quantity:
70
Part Number:
EZ80190AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Table 1. 100-Pin LQFP Pin Identification of the eZ80190 Device (Continued)
PS006614-1208
Pin
No.
95
96
97
98
99
100
Symbol
PA6
PA7
V
GND
BUSREQ Bus Request
PHI
DD
Function
GPIO Port A
GPIO Port A
Power Supply
Ground
System Clock
Signal Direction
Input/Output
Input/Output
Input, Active Low
Output
Description
The PA6 pin can be used for GPIO. It can be
individually programmed as an input or an output
and can also be used individually as an interrupt
input. Each Port A pin, when programmed as an
output, can be selected to be an open-drain or
open-source output.
The PA7 pin can be used for GPIO. It can be
individually programmed as an input or an output
and can also be used individually as an interrupt
input. Each Port A pin, when programmed as an
output, can be selected to be an open-drain or
open-source output.
Power Supply
Ground
External devices can force the eZ80190 device to
release the bus for their use by driving this line
Low. To the CPU, the bus request signal can also
originate from internal DMA controllers. In such
cases, bus requests from the DMA controllers
have a higher priority than a request from an
external bus master.
The PHI pin is an output driven by the internal
system clock. It can be used by the system for
synchronization with the eZ80190 device.
Product Specification
Architectural Overview
22

Related parts for EZ80190AZ050EG