MPC8315ECVRAGDA Freescale Semiconductor, MPC8315ECVRAGDA Datasheet - Page 4

• Manufacturer Part Number: MPC8315ECVRAGDA
• Description: MPU POWERQUICC II PRO 620-PBGA
• Manufacturer: Freescale Semiconductor

Specifications of MPC8315ECVRAGDA

• Processor Type: MPC83xx PowerQUICC II Pro 32-Bit
• Speed: 400MHz
• Voltage: 1V
• Mounting Type: Surface Mount
• Package / Case: 620-PBGA
• Processor Series: MPC8xxx
• Core: e300
• Data Bus Width: 32 bit
• Maximum Clock Frequency: 50 MHz
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• Minimum Operating Temperature: - 40 C
• Leaded Process Compatible: Yes
• Rohs Compliant: Yes
• Peak Reflow Compatible (260 C): Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Features: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

MPC8315E Features
2.4
The DDR1/DDR2 memory controller includes the following features:
2.5
The PCI controller includes the following features:
2.6
The TDM interface includes the following features:
4
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Cyclical Redundancy Check Hardware Accelerator (CRCA)
— Implements CRC32C as required for iSCSI header and payload checksums, CRC32 as required
Single 16- or 32-bit interface supporting both DDR1 and DDR2 SDRAM
Support for up to 266 MHz data rate
Support for two physical banks (chip selects), each bank independently addressable
64-Mbit to 2-Gbit (for DDR1) and to 4-Gbit (for DDR2) devices with x8/x16 data ports (no direct
x4 support)
Support for one 16-bit device or two 8-bit devices on a 16-bit bus or two 16-bit devices on a 32-bit
bus
Support for up to 16 simultaneous open pages
Supports auto refresh
On-the-fly power management using CKE
1.8-/2.5-V SSTL2 compatible I/O
Designed to comply with PCI Local Bus Specification Revision 2.3
Single 32-bit data PCI interface operates at up to 66 MHz
PCI 3.3-V compatible (not 5-V compatible)
Support for host and agent modes
On-chip arbitration, supporting three external masters on PCI
Selectable hardware-enforced coherency
Independent receive and transmit with dedicated data, clock and frame sync line
Separate or shared RCK and TCK whose source can be either internal or external
Glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses
Up to 128 time slots, where each slot can be programmed to be active or inactive
8- or 16-bit word widths
The TDM Transmitter Sync Signal (TFS), Transmitter Clock Signal (TCK) and Receiver Clock
Signal (RCK) can be configured as either input or output
DDR Memory Controller
PCI Controller
TDM Interface
for IEEE 802 packets, as well as for programmable 32 bit CRC polynomials
MPC8315E PowerQUICC
™
II Pro Processor Hardware Specifications, Rev. 0
Freescale Semiconductor