MPC8315ECVRAGDA Freescale Semiconductor, MPC8315ECVRAGDA Datasheet - Page 17

MPU POWERQUICC II PRO 620-PBGA

MPC8315ECVRAGDA

Manufacturer Part Number
MPC8315ECVRAGDA
Description
MPU POWERQUICC II PRO 620-PBGA
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MPC8315ECVRAGDA

Processor Type
MPC83xx PowerQUICC II Pro 32-Bit
Speed
400MHz
Voltage
1V
Mounting Type
Surface Mount
Package / Case
620-PBGA
Processor Series
MPC8xxx
Core
e300
Data Bus Width
32 bit
Maximum Clock Frequency
50 MHz
Maximum Operating Temperature
+ 105 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Leaded Process Compatible
Yes
Rohs Compliant
Yes
Peak Reflow Compatible (260 C)
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8315ECVRAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
MPC8315ECVRAGDA
Manufacturer:
FREESCAL
Quantity:
36
Part Number:
MPC8315ECVRAGDA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8315ECVRAGDA
Manufacturer:
FREESCALE
Quantity:
20 000
6
This section describes the DC and AC electrical specifications for the reset initialization timing and
electrical requirements of the MPC8315E.
6.1
Table 8
6.2
Table 9
Required assertion time of HRESET to activate reset flow
Required assertion time of PORESET with stable clock applied to SYS_CLKIN
when the device is in PCI host mode
Required assertion time of PORESET with stable clock applied to PCI_SYNC_IN
when the device is in PCI agent mode
HRESET assertion (output)
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:3] and
CFG_SYS_CLKIN_DIV) with respect to negation of PORESET when the device is
in PCI host mode
Input setup time for POR configuration signals (CFG_RESET_SOURCE[0:3] and
CFG_SYS_CLKIN_DIV) with respect to negation of PORESET when the device is
in PCI agent mode
Input hold time for POR configuration signals with respect to negation of HRESET
Time for the device to turn off POR configuration signals with respect to the
assertion of HRESET
Freescale Semiconductor
Input high voltage
Input low voltage
Input current
Output high voltage
Output low voltage
Output low voltage
RESET Initialization
provides the DC electrical characteristics for the RESET pins of the MPC8315E.
provides the reset initialization AC timing specifications of the MPC8315E.
RESET DC Electrical Characteristics
RESET AC Electrical Characteristics
Characteristic
MPC8315E PowerQUICC
Parameter/Condition
Table 9. RESET Initialization Timing Specifications
Table 8. RESET Pins DC Electrical Characteristics
Symbol
V
V
V
V
V
I
II Pro Processor Hardware Specifications, Rev. 0
IN
OH
OL
OL
IH
IL
0 V ≤ V
I
OH
I
I
OL
OL
Condition
= –8.0 mA
= 3.2 mA
= 8.0 mA
IN
≤ NVDD
Min
512
32
32
32
4
4
0
–0.3
Min
2.0
2.4
Max
4
NVDD + 0.3
t
t
t
t
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
PCI_SYNC_IN
Max
t
t
0.8
0.5
0.4
SYS_CLKIN
SYS_CLKIN
±5
Unit
RESET Initialization
ns
ns
Unit
μA
V
V
V
V
V
Notes
1
2
1
1
2
1
3
17

Related parts for MPC8315ECVRAGDA