MC68060RC50 Freescale Semiconductor, MC68060RC50 Datasheet - Page 261

IC MPU 32BIT 50MHZ 206-PGA

MC68060RC50

Manufacturer Part Number
MC68060RC50
Description
IC MPU 32BIT 50MHZ 206-PGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68060RC50

Processor Type
M680x0 32-Bit
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
206-PGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
50MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Operating Supply Voltage (min)
3.135V
Operating Temp Range
0C to 110C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
206
Package Type
PGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68060RC50
Manufacturer:
MOTO
Quantity:
5 530
Part Number:
MC68060RC50A
Manufacturer:
AEROFLE
Quantity:
220
Part Number:
MC68060RC50C
Manufacturer:
MOTO
Quantity:
5 530
Part Number:
MC68060RC50C
Manufacturer:
MOTO
Quantity:
5 530
Part Number:
MC68060RC50C
Manufacturer:
SAMSUNG
Quantity:
5 704
8.4.7 Branch Prediction Error
A branch prediction error occurs when a taken branch instruction is executed creating a
branch cache entry and then this same code is re-executed with the former branch instruc-
tion now appearing as an extension word for another opcode.In this type of sequence where
the interpretation of the code stream is dynamically changed, a branch prediction error may
occur.
In the past, Motorola had suggested using a TRAPF (word or long) instruction to remove a
branch in the following construct:
label1:
label2:
where a TRAPF (word or long) can be substituted for the branch instruction and the subse-
quent instruction, <op1> instruction effectively appears as the extension word of the TRAPF.
The BPE bit of the FSLW can be asserted if the <op1> instruction is a taken branch instruc-
tion, but the likelihood of this usage is expected to be very low. The replacement of branch
instructions using this TRAPF construct is still recommended for cases where <op1> is not
a branch instruction. It is the responsibility of the access error handler to test the BPE bit,
and if asserted, clear the branch cache. Refer to 8.4.5 Recovering from an Access Error
for details on how to recover from this error.
MOTOROLA
bra
<op1>
<op2>
label2
M68060 USER’S MANUAL
Exception Processing
8-29

Related parts for MC68060RC50