EP4CGX110CF23I7 Altera, EP4CGX110CF23I7 Datasheet - Page 322
EP4CGX110CF23I7
Manufacturer Part Number
EP4CGX110CF23I7
Description
IC CYCLONE IV FPGA 110K 484FBGA
Manufacturer
Altera
Series
CYCLONE® IV GXr
Datasheets
1.EP4CGX15BN11C8N.pdf
(44 pages)
2.EP4CGX15BN11C8N.pdf
(14 pages)
3.EP4CGX15BN11C8N.pdf
(478 pages)
4.EP4CGX15BN11C8N.pdf
(10 pages)
Specifications of EP4CGX110CF23I7
Number Of Logic Elements/cells
109424
Number Of Labs/clbs
6839
Total Ram Bits
5490000
Number Of I /o
270
Voltage - Supply
1.16 V ~ 1.24 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
484-FBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP4CGX15BN11C8N PDF datasheet
- EP4CGX15BN11C8N PDF datasheet #2
- EP4CGX15BN11C8N PDF datasheet #3
- EP4CGX15BN11C8N PDF datasheet #4
- Current page: 322 of 478
- Download datasheet (13Mb)
1–42
PCI-Express Hard IP Block
Cyclone IV Device Handbook, Volume 2
f
Figure 1–42
PHY MAC, Data Link Layer, and Transaction Layer for PCIe interfaces. The PIPE
interface is used as the interface between the transceiver and the hard IP block.
Figure 1–42. PCI Express Hard IP High-Level Block Diagram
The hard IP block supports 1, 2, or 4 initial lane configurations with a maximum
payload of 256 bytes at Gen1 frequency. The application interface is 64 bits with a data
width of 16 bits per channel running at up to 125 MHz. As a hard macro and a verified
block, it uses very few FPGA resources, while significantly reducing design risk and
the time required to achieve timing closure. It is compliant with the PCI Express Base
Specification 1.1. You do not have to pay a licensing fee to use this module.
Configuring the hard IP block requires using the PCI Express Compiler.
For more information about the hard IP block, refer to the
Guide.
Figure 1–43
hard IP block.
Figure 1–43. PCIe with Hard IP Block Lane Placement Requirements
Note to
(1) Applicable for PCIe ×1, ×2, and ×4 implementations with hard IP blocks only.
Figure 1–43
shows the block diagram of the PCIe hard IP block implementing the
shows the lane placement requirements when implementing PCIe with
:
Buffer
Retry
PCIe Lane 3
PCIe Lane 2
PCIe Lane 1
PCIe Lane 0
Channel
Virtual
Buffer
RX
Clock & Reset Selection
PCIe Protocol Stack
PCIe Hard IP
Block GXBL0
Transceiver
Channel 3
Channel 2
Channel 1
Channel 0
Chapter 1: Cyclone IV Transceivers Architecture
hard IP
PCIe
© December 2010 Altera Corporation
Interface
PCI Express Compiler User
TL
(Note 1)
Reconfig
Mnmt IF
Adapter
Local
(LMI)
PCIe
PCI-Express Hard IP Block
Related parts for EP4CGX110CF23I7
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: