DSP56301PW80 Freescale Semiconductor, DSP56301PW80 Datasheet - Page 111
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
DSP56301PW80
Manufacturer Part Number
DSP56301PW80
Description
IC DSP 24BIT 80MHZ 208-LQFP
Manufacturer
Freescale Semiconductor
Series
DSP563xxr
Type
Fixed Pointr
Datasheet
1.DSP56301VF100.pdf
(124 pages)
Specifications of DSP56301PW80
Interface
Host Interface, SSI, SCI
Clock Rate
80MHz
Non-volatile Memory
ROM (9 kB)
On-chip Ram
24kB
Voltage - I/o
3.30V
Voltage - Core
3.30V
Operating Temperature
-40°C ~ 100°C
Mounting Type
Surface Mount
Package / Case
208-LQFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSP56301PW80
Manufacturer:
SLA
Quantity:
6 217
Company:
Part Number:
DSP56301PW80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Freescale Semiconductor
YDAT_END
;**************************************************************************
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;**************************************************************************
ioequ
;------------------------------------------------------------------------
;
;
;
;------------------------------------------------------------------------
;
M_DATH EQU $FFFFCF ; Host port GPIO data Register
M_DIRH EQU $FFFFCE; Host port GPIO direction Register
M_PCRC EQU $FFFFBF; Port C Control Register
M_PRRC EQU $FFFFBE; Port C Direction Register
M_PDRC EQU $FFFFBD ; Port C GPIO Data Register
M_PCRD EQU $FFFFAF ; Port D Control register
M_PRRD EQU $FFFFAE ; Port D Direction Data Register
M_PDRD EQU $FFFFAD; Port D GPIO Data Register
M_PCRE EQU $FFFF9F; Port E Control register
M_PRRE EQU $FFFF9E; Port E Direction Register
M_PDRE EQU $FFFF9D; Port E Data Register
M_OGDB EQU $FFFFFC; OnCE GDB Register
;------------------------------------------------------------------------
;
;
;
;------------------------------------------------------------------------
;
M_DTXS EQU $FFFFCD ; DSP SLAVE TRANSMIT DATA FIFO (DTXS)
M_DTXM EQU $FFFFCC; DSP MASTER TRANSMIT DATA FIFO (DTXM)
M_DRXR EQU $FFFFCB; DSP RECEIVE DATA FIFO (DRXR)
M_DPSR EQU $FFFFCA; DSP PCI STATUS REGISTER (DPSR)
Register Addresses
EQUATES for Host Interface
dc
dc
EQUATES for DSP56301 I/O registers and ports
Reference: DSP56301 Specifications Revision 3.00
Last update:
December 19 1993 (cosmetic - page and opt directives)
August
page
opt
ident
EQUATES for I/O Port Programming
Register Addresses
Changes:
$6162BC
$E4A245
132,55,0,0,0
mex
1,0
9 1994 ESSI and SCI control registers bit update
November 15 1993
GPIO for ports C,D and E,
HI32
DMA status reg
AAR
SCI registers address
SSI registers addr. + split TSR from SSISR
PLL control reg
DSP56301 Technical Data, Rev. 10
A-5