LFXP6C-4QN208I Lattice, LFXP6C-4QN208I Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
LFXP6C-4QN208I
Manufacturer Part Number
LFXP6C-4QN208I
Description
FPGA LatticeXP Family 6000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 208-Pin PQFP Tray
Manufacturer
Lattice
Specifications of LFXP6C-4QN208I
Package
208PQFP
Family Name
LatticeXP
Device Logic Units
6000
Maximum Internal Frequency
360 MHz
Typical Operating Supply Voltage
1.8|2.5|3.3 V
Maximum Number Of User I/os
142
Ram Bits
73728
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP6C-4QN208I
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 7 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
LatticeXP sysCONFIG Usage Guide
Lattice ispTRACY Usage Guide
HDL Synthesis Coding Guidelines for Lattice Semiconductor FPGAs
Activity Factor................................................................................................................................................. 12-17
Ambient and Junction Temperature and Airflow ............................................................................................ 12-18
Managing Power Consumption ...................................................................................................................... 12-18
Power Calculator Assumptions ...................................................................................................................... 12-19
Revision History ............................................................................................................................................. 12-20
Technical Support Assistance........................................................................................................................ 12-20
Appendix A. Power Calculator Project Example ............................................................................................ 12-21
Introduction ...................................................................................................................................................... 13-1
Programming Overview.................................................................................................................................... 13-1
Configuration Pins............................................................................................................................................ 13-2
Configuration Modes and Options.................................................................................................................... 13-9
Wake Up Options ........................................................................................................................................... 13-15
Software Selectable Options.......................................................................................................................... 13-16
Technical Support Assistance........................................................................................................................ 13-19
Revision History ............................................................................................................................................. 13-19
Introduction ...................................................................................................................................................... 14-1
ispTRACY IP Core Features ............................................................................................................................ 14-1
ispTRACY IP Module Generator ...................................................................................................................... 14-1
ispTRACY Core Generator .............................................................................................................................. 14-2
ispTRACY Core Linker..................................................................................................................................... 14-4
ispTRACY ispLA Program................................................................................................................................ 14-6
Conclusion ....................................................................................................................................................... 14-9
References....................................................................................................................................................... 14-9
Technical Support Assistance.......................................................................................................................... 14-9
Introduction ...................................................................................................................................................... 15-1
General Coding Styles for FPGA ..................................................................................................................... 15-1
Power Calculator Wizard......................................................................................................................... 12-8
Power Calculator – Creating a New Project Without the NCD File ....................................................... 12-13
Power Calculator – Creating a New Project With the NCD File ............................................................ 12-14
Power Calculator – Open Existing Project ............................................................................................ 12-16
Power Calculator – Total Power............................................................................................................ 12-17
Dedicated Pins ........................................................................................................................................ 13-3
Dual-Purpose sysCONFIG Pins.............................................................................................................. 13-7
ispJTAG Pins .......................................................................................................................................... 13-8
Configuration and JTAG Voltage Levels ................................................................................................. 13-9
Configuration Options ........................................................................................................................... 13-10
Slave Serial Mode ................................................................................................................................. 13-11
Master Serial Mode ............................................................................................................................... 13-11
Slave Parallel Mode .............................................................................................................................. 13-12
Self Download Mode ............................................................................................................................. 13-14
ispJTAG Mode ...................................................................................................................................... 13-14
Wake Up Sequence .............................................................................................................................. 13-15
PERSISTENT Bit .................................................................................................................................. 13-17
Configuration Mode............................................................................................................................... 13-17
DONE Open Drain ................................................................................................................................ 13-17
DONE External...................................................................................................................................... 13-18
Master Clock Selection ......................................................................................................................... 13-18
Security ................................................................................................................................................. 13-18
Wake Up Sequence .............................................................................................................................. 13-18
Wake Up Clock Selection...................................................................................................................... 13-18
INBUF ................................................................................................................................................... 13-19
6
LatticeXP Family Handbook
Table of Contents
Related parts for LFXP6C-4QN208I
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![LFXP6C-4TN144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTs 100 IO 1.8 /2.5/3.3V -4 Spd I
Manufacturer:
Lattice
Datasheet:
![LFXP6C-4QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTs 142 IO 1.8 /2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP6C-4FN256C](/photos/16/14/161486/bga256_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTs 188 I/O 1.8/2.5/3.3V -4 Spd
Manufacturer:
Lattice
Datasheet:
![LFXP6C-4T144I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTs 100 IO 1.8 /2.5/3.3V -4 Spd I
Manufacturer:
Lattice
![LFXP6C-4T144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTs 100 IO 1.8 /2.5/3.3V -4 Spd
Manufacturer:
Lattice
![LFXP6C-4Q208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTs 142 IO 1.8 /2.5/3.3V -4 Spd
Manufacturer:
Lattice
![LFXP6C-4Q208I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTs 142 IO 1.8 /2.5/3.3V -4 Spd I
Manufacturer:
Lattice
![LFXP6C-3F256I](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
IC FPGA 5.8KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
![LFXP6C-3QN208C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTS 142 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP6C-5TN144C](/images/manufacturer_photos/0/3/380/lattice_tmb.jpg)
Part Number:
Description:
FPGA - Field Programmable Gate Array 5.8K LUTS 100 I/O
Manufacturer:
Lattice
Datasheet:
![LFXP6C-5QN208C](/photos/19/4/190400/ge208pqfp05-40_tmb.jpg)
Part Number:
Description:
FPGA, 1.8V FLASH, INSTANT ON, SMD
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP6C-4F256I](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 6000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
![LFXP6C-5F256C](/images/manufacturer_photos/0/3/381/lattice_semiconductor_tmb.jpg)
Part Number:
Description:
FPGA LatticeXP Family 6000 Cells 400MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet: