EVAL-AD9388AFEZ_3 Analog Devices Inc, EVAL-AD9388AFEZ_3 Datasheet - Page 8

no-image

EVAL-AD9388AFEZ_3

Manufacturer Part Number
EVAL-AD9388AFEZ_3
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of EVAL-AD9388AFEZ_3

Lead Free Status / Rohs Status
Supplier Unconfirmed
AD9388A
Timing Diagrams
RIGHT-JUSTIFIED
LEFT-JUSTIFIED
NOTES
1. THE SUFFIX x REFERS TO PIN NAMES ENDING WITH 0, 1, 2, AND 3.
I
2
S MODE
LRCLK
SCLK
MODE
MODE
I2Sx
I2Sx
I2Sx
xDA
NOTES
1. THE PREFIX x REFERS TO PIN NAMES BEGINNING WITH S, DDCA_S, AND DDCB_S.
xCL
P0 TO P29, VS,
HS, DE/FIELD
t
13
t
15
LLC
t
t
16
3
t
14
MSB
t
2
Figure 3. Pixel Port and Control CP Output Timing (CP Core)
t
17
t
6
t
18
MSB – 1
t
MSB
7
t
1
Rev. D | Page 8 of 24
Figure 2. I
Figure 4. I
t
17
t
18
t
t
MSB – 1
5
9
2
2
C Timing
t
S Timing
11
MSB
t
12
t
10
t
3
t
4
t
17
t
18
t
8
LSB