MCC501RX200TD0B Freescale Semiconductor, MCC501RX200TD0B Datasheet - Page 69
![no-image](/images/manufacturer_photos/0/2/262/freescale_semiconductor_sml.jpg)
MCC501RX200TD0B
Manufacturer Part Number
MCC501RX200TD0B
Description
Manufacturer
Freescale Semiconductor
Datasheet
1.MCC501RX200TD0B.pdf
(100 pages)
Specifications of MCC501RX200TD0B
Package Type
BGA
Mounting
Surface Mount
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCC501RX200TD0B
Manufacturer:
FREESCALE
Quantity:
20 000
Power Sequencing
Table 36 C-5 Network Processor DC Characteristics (continued) (continued)
*
Each control input pin has a capacitance associated with it. The capacitance at the control
input is due to the package and the input circuitry connected to the pin. Capacitance is
based on these conditions: T
capacitance data.
Table 37 C-5 Network Processor Capacitance Data
The VDD rail must be kept within 2.5V of the VDD33 rail. However, this rule can be violated
for periods up to one second, as is typical during power sequencing, as long as:
•
•
It is intended that the VDD and VDD33 rail be sequenced to their final value together for
most applications.
It is also required that SCLK, SCLKX, TCLKI, PCLK, MDCLK, FTXCLK, and FRXCLK be running
or begin running during power sequencing to propagate reset inside the C-5 NP.
indicates the relationship between the clocks and PRSTX. There is no requirement that the
asserting and deasserting edges of PRSTX be synchronous to the clocks. Reset must be
asserted within 100µs of power initiation. Typically, reset is held low during power
initiation.
PARAMETER*
LVPECL Output Low Voltage
LVPECL Input Current
CPREF
PARAMETER
Input/Output Pins
Input Pins
Clock Pins
All voltages are relative to Ground unless otherwise indicated.
The VDD is not clamped to ground or some other low voltage.
The number of power cycling events averages to less than once per day over the
lifetime of the product.
TYPICAL
7
6
6
A
= 25
MIN
V
-5
V
DD33
DD33
°C
; V
-1.810
-1.38
DD33
MAX
8
7
7
= 3.3V; f = 1MHz.
MAX
V
+5
V
DD33
DD33
-1.620
-1.26
UNIT
pF
pF
pF
UNIT
V
µA
V
Table 37
Power Sequencing
NOTES
Load = 50ohm to
V
Single-ended LVPECL
reference
provides
DD33
- 2V
Figure 9
V 04
69