PIC16LF1847-E/MV Microchip Technology, PIC16LF1847-E/MV Datasheet - Page 267

14 KB Flash, 1K Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan

PIC16LF1847-E/MV

Manufacturer Part Number
PIC16LF1847-E/MV
Description
14 KB Flash, 1K Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
Manufacturer
Microchip Technology
Series
PIC® XLP™ mTouch™ 16Fr
Datasheet

Specifications of PIC16LF1847-E/MV

Processor Series
PIC16LF
Core
RISC
Data Bus Width
10 bit
Program Memory Type
Flash
Program Memory Size
8 KB
Data Ram Size
1024 B
Interface Type
SPI, I2C
Maximum Clock Frequency
32 KHZ
Number Of Programmable I/os
15
Number Of Timers
3
Operating Supply Voltage
3.6 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
UQFN-28
Operating Temperature Range
- 40 C to + 125 C
Processor To Be Evaluated
PIC16F1847
Supply Current (max)
34 uA
Core Processor
PIC
Core Size
8-Bit
Speed
32MHz
Connectivity
I²C, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
15
Eeprom Size
256 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Lead Free Status / Rohs Status
 Details
25.6.5 I
A Repeated Start condition occurs when the RSEN bit
of the SSPxCON2 register is programmed high and the
Master state machine is no longer active. When the
RSEN bit is set, the SCLx pin is asserted low. When the
SCLx pin is sampled low, the Baud Rate Generator is
loaded and begins counting. The SDAx pin is released
(brought high) for one Baud Rate Generator count
(T
SDAx is sampled high, the SCLx pin will be deasserted
(brought high). When SCLx is sampled high, the Baud
Rate Generator is reloaded and begins counting. SDAx
and SCLx must be sampled high for one T
action is then followed by assertion of the SDAx pin
(SDAx = 0) for one T
asserted low. Following this, the RSEN bit of the
FIGURE 25-27:
 2011 Microchip Technology Inc.
BRG
). When the Baud Rate Generator times out, if
START CONDITION TIMING
2
C MASTER MODE REPEATED
BRG
REPEAT START CONDITION WAVEFORM
SDAx
SCLx
while SCLx is high. SCLx is
Write to SSPxCON2
occurs here
SDAx = 1,
SCLx (no change)
BRG
. This
Preliminary
T
BRG
SDAx = 1,
SCLx = 1
T
BRG
Repeated Start
SSPxCON2 register will be automatically cleared and
the Baud Rate Generator will not be reloaded, leaving
the SDAx pin held low. As soon as a Start condition is
detected on the SDAx and SCLx pins, the S bit of the
SSPxSTAT register will be set. The SSPxIF bit will not
be set until the Baud Rate Generator has timed out.
Sr
Note 1: If RSEN is programmed while any other
T
BRG
2: A bus collision during the Repeated Start
S bit set by hardware
At completion of Start bit,
hardware clears RSEN bit
Write to SSPxBUF occurs here
event is in progress, it will not take effect.
condition occurs if:
and sets SSPxIF
• SDAx is sampled low when SCLx
• SCLx goes low before SDAx is
T
BRG
goes from low-to-high.
asserted low. This may indicate
that another master is attempting to
transmit a data ‘1’.
PIC16(L)F1847
1st bit
T
BRG
DS41453B-page 267

Related parts for PIC16LF1847-E/MV