PIC16LF1847-E/MV Microchip Technology, PIC16LF1847-E/MV Datasheet - Page 234

• Manufacturer Part Number: PIC16LF1847-E/MV
• Description: 14 KB Flash, 1K Bytes RAM, 32 MHz Int. Osc, 16 I/0, Enhanced Mid Range Core, Nan
• Manufacturer: Microchip Technology
• Series: PIC® XLP™ mTouch™ 16Fr

Specifications of PIC16LF1847-E/MV

• Processor Series: PIC16LF
• Core: RISC
• Data Bus Width: 10 bit
• Program Memory Type: Flash
• Program Memory Size: 8 KB
• Data Ram Size: 1024 B
• Interface Type: SPI, I2C
• Maximum Clock Frequency: 32 KHZ
• Number Of Programmable I/os: 15
• Number Of Timers: 3
• Operating Supply Voltage: 3.6 V
• Maximum Operating Temperature: + 125 C
• Mounting Style: SMD/SMT
• Package / Case: UQFN-28
• Operating Temperature Range: - 40 C to + 125 C
• Processor To Be Evaluated: PIC16F1847
• Supply Current (max): 34 uA
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 32MHz
• Connectivity: I²C, LIN, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 15
• Eeprom Size: 256 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 3.6 V
• Data Converters: A/D 12x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Lead Free Status / Rohs Status: Details

PIC16(L)F1847
The I
features:
• Master mode
• Slave mode
• Byte NACKing (Slave mode)
• Limited Multi-master support
• 7-bit and 10-bit addressing
• Start and Stop interrupts
• Interrupt masking
• Clock stretching
• Bus collision detection
• General call address matching
• Address masking
• Address Hold and Data Hold modes
• Selectable SDAx hold times
Figure 25-2
ule in Master mode.
interface module in Slave mode.
FIGURE 25-2:
DS41453B-page 234
2
C interface supports the following modes and
SDAx
SCLx
is a block diagram of the I
Figure 25-3
MSSPX BLOCK DIAGRAM (I
SDAx in
is a diagram of the I
SCLx in
Bus Collision
2
C interface mod-
Read
MSb
Generate (SSPxCON2)
Address Match detect
Preliminary
Write collision detect
2
end of XMIT/RCV
Start bit, Stop bit,
State counter for
Clock arbitration
C
Start bit detect,
Stop bit detect
Acknowledge
SSPxBUF
SSPxSR
2
C™ MASTER MODE)
The PIC devices have two MSSP modules, MSSP1
and MSSP2, each module operating independently
from the other.
LSb
Note 1: In devices with more than one MSSP
Write
Clock
Shift
data bus
Internal
2: Throughout this section, generic refer-
Set/Reset: S, P, SSPxSTAT, WCOL, SSPOV
Reset SEN, PEN (SSPxCON2)
Set SSPxIF, BCLxIF
module, it is very important to pay close
attention to SSPxCONx register names.
SSP1CON1 and SSP1CON2 registers
control different operational aspects of
the same module, while SSP1CON1 and
SSP2CON1 control the same features for
two different modules.
ences to an MSSP module in any of its
operating modes may be interpreted as
being equally applicable to MSSP1 or
MSSP2. Register names, module I/O sig-
nals, and bit names may use the generic
designator ‘x’ to indicate the use of a
numeral to distinguish a particular mod-
ule when required.
 2011 Microchip Technology Inc.
[SSPM 3:0]
Baud rate
generator
(SSPxADD)