MAX11043ATL+ Maxim Integrated Products, MAX11043ATL+ Datasheet - Page 14
![IC ADC 16BIT W/DAC 40-TQFN-EP](/photos/6/65/66502/40-qfn_pkg_sml.jpg)
MAX11043ATL+
Manufacturer Part Number
MAX11043ATL+
Description
IC ADC 16BIT W/DAC 40-TQFN-EP
Manufacturer
Maxim Integrated Products
Type
ADC, DACr
Datasheet
1.MAX11043ATL.pdf
(33 pages)
Specifications of MAX11043ATL+
Resolution (bits)
16 b
Sampling Rate (per Second)
9.6M
Data Interface
Serial
Voltage Supply Source
Analog and Digital
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
40-TQFN Exposed Pad
Number Of Converters
4
Conversion Rate
1600 KSPs
Resolution
16 bit
Interface Type
SPI
Voltage Reference
2.5 V
Supply Voltage (max)
3.6 V
Supply Voltage (min)
3 V
Maximum Power Dissipation
2963 mW
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Input Voltage
3.3 V
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
4-Channel, 16-Bit, Simultaneous-Sampling ADCs
with PGA, Filter, and 8-/12-Bit Dual-Stage DAC
Filter coefficients A1 and B1 are always 1. B3 is limited
to -1, 0, and 1.
Filter coefficients A2, A3, and B2 are stored as 16-bit
two’s complement values in the range of -4 to +4. Filter
coefficients A2 and A3 are stored as -A2 and -A3.
Gain is limited to the following values 2
2
Figure 4. Single Programmable 2nd-Order Filter Section
Table 1. Default Filter Coefficients
14
-6
IN
, 2
STAGE
STAGE
______________________________________________________________________________________
-8
+
+
, and 2
1
2
3
4
5
6
7
1
2
3
4
5
6
7
1/A1
-A2
-A3
-10
. For better gain resolution, adjust the
Z
Z
-1
-1
X
Y
B1
B1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
B1
B2
B3
RECT
+ 2.0 (typ)
+ 2.0 (typ)
+
+
+1.9509
+1.6139
+1.1488
+0.7415
+0.4651
+0.3296
+1.9401
+1.5458
+1.0518
+0.6785
+0.4902
-1.0000
B2
B2
ABS
DEFAULT LOWPASS FILTER COEFFICIENTS
4
, 2
DEFAULT EQUALIZER COEFFICIENTS
2
, 2
G
0
, 2
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+1.0000
+0.0000
+1.0000
-2
B3
B3
, 2
OUT
-4
,
Fine Gain A/B/C/D Registers at the input of each filter
set. Fine gain adjustment has a resolution of 16 bits and
a gain range of -4 to +4. Set the RECT bit to rectify the
filter output.
Figures 5–8 show the response to a step input of the
default filters used for ADC trimming.
Figure 5. Sinc 5 Filter Response to a Step Input
A1
A1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
2500
2000
1500
1000
500
0
0
+0.468 (typ)
+0.468 (typ)
+0.6874
+0.5936
+0.4395
+0.2715
+0.1310
+0.0493
+0.6886
+0.5803
+0.4139
+0.2563
+0.0039
+0.1649
A2
A2
2
SINC 5 FILTER OUTPUT
4
SAMPLE
+0.607 (typ)
+0.607 (typ)
+0.1317
+0.2015
+0.3258
+0.4851
+0.6685
+0.8788
+0.1359
+0.2275
+0.3887
+0.5966
+0.8489
-0.0000
6
A3
A3
8
10
GAIN
GAIN
+0
+0
+0
+0
+0
+0
+0
+0
+0
+4
+2
-2
-2
-2