MAX11043ATL+ Maxim Integrated Products, MAX11043ATL+ Datasheet
MAX11043ATL+
Specifications of MAX11043ATL+
Related parts for MAX11043ATL+
MAX11043ATL+ Summary of contents
Page 1
... External Reference o Single +3.3V Operation o Shutdown and Power-Saving Modes o 40-Pin, 6mm x 6mm TQFN Package o -40°C to +125°C Operating Temperature PART MAX11043ATL+ MAX11043ATL/V+** + Denotes a lead(Pb)-free/RoHS-compliant package. /V denotes an automotive qualified part Exposed pad. ** Future product—contact factory for availability. TOP VIEW ...
Page 2
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC ABSOLUTE MAXIMUM RATINGS AVDD to AGND ....................................................-0.3V to +4.0V DVDD to DGND .....................................................-0.3V to +4.0V DVREG to DGND...................................................-0.3V to +3.0V AGND to DGND.....................................................-0.3V to +0.3V Analog I/O, REFDACH, REFDACL, ...
Page 3
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V +3.0V, C AVDD DVDD +2.5V (external reference), V REFA REFB REFC ...
Page 4
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V +3.0V, C AVDD DVDD +2.5V (external reference), V REFA REFB REFC ...
Page 5
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V +3.0V, C AVDD DVDD +2.5V (external reference), V REFA REFB REFC ...
Page 6
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V +3.0V, C AVDD DVDD +2.5V (external reference), V REFA REFB REFC ...
Page 7
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC ELECTRICAL CHARACTERISTICS (continued +3.0V to +3.6V +3.0V, C AVDD DVDD +2.5V (external reference), V REFA REFB REFC ...
Page 8
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC (V = +3.3V +3.0V, f AVDD DVDD SCLK T = +25°C, unless otherwise noted.) A 400ksps FFT EQ MODE 5kHz 560mV ...
Page 9
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC (V = +3.3V +3.0V, f AVDD DVDD SCLK T = +25°C, unless otherwise noted.) A FINE DAC SETTLING 1% STEP-DOWN MAX11043 toc12 20mV/div 1200mV 1μs/div COARSE DAC ...
Page 10
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC PIN NAME 1 AINBN Channel B Analog Negative Input 2 REFA Channel A Reference Bypass. Bypass REFA with a nominal 1µF capacitor to AGND. 3 AINAN Channel A Analog ...
Page 11
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC AINAP PGA EQ AINAN REFA AINBP PGA EQ AINBN REFB AINCP PGA EQ AINCN REFC AINDP PGA EQ AINDN REFD R +2.5V VOLTAGE R REFERENCE REFBP ______________________________________________________________________________________ SIGMA-DELTA PROGRAMMABLE ...
Page 12
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Detailed Description The MAX11043 features 4 single-ended or differential channels of simultaneous-sampling ADCs with 16-bit resolution. The MAX11043 contains a versatile filter block and PGA per channel. The filter ...
Page 13
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC modulator running at 9.6Msps. Operating the modulator at a lower sample rate causes a proportional reduction in the frequency response of the sinc 5 filter. The total attenuation of ...
Page 14
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Filter coefficients A1 and B1 are always limited to -1, 0, and 1. Filter coefficients A2, A3, and B2 are stored as 16-bit two’s complement values ...
Page 15
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Programmable Gain Amplifier Each ADC channel features an input buffer with input impedance of at least 5kΩ and programmable gain of eight or 16. When set to a gain ...
Page 16
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Reference (REFBP) The MAX11043 features an internal 2.5V bandgap ref- erence. Bypass REFBP with a 1µF capacitor or power down the buffer amplifier and drive REFBP with an external ...
Page 17
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC CSS SCLK START ADR 3 ADR 2 DIN ADR 4 X HIGH IMPEDANCE DOUT Figure 9. SPI 8-Bit Write Operation t ...
Page 18
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Table 2. SPI Register Map ADDRESS REGISTER NAME 00h ADCA 01h ADCB 02h ADCC 03h ADCD 04h ADCAB 05h ADCCD 06h ADCABCD 07h Status 08h Configuration 09h DAC 0Ah ...
Page 19
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Register Functions ADCA, ADCB, ADCC, and ADCD Result Registers (00h–03h) The ADC channel and D result registers pro- vide the result data from the 4 ADC ...
Page 20
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC SCHAN_<4:1>: Automatic ADC result output for each channel ( and D ADC channel data is output on DOUT each time a new result is valid ...
Page 21
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC CONFIG_ Register (0Ch–0Fh) BIT 15 BIT 14 BIT BIT 7 BIT 6 BIT 5 EQ MODG1 MODG0 This register sets the input gain of each ADC ...
Page 22
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Reference Register (10h) BIT 15 BIT 14 BIT BIT 7 BIT 6 BIT 5 EXTREF EXBUFA EXBUFB Reserved<15:13>: Reserved. Set to 0. PURGE4:PURGE0<12:8>: Filter purge interval. ...
Page 23
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Fine Gain A/B/C/D Registers (11h–14h) Fine gain for each channel is a two’s complement binary value (8192 x desired gain). FINE GAIN REGISTER 7FFFh 4000h 2001h 2000h 1FFFh 1000h ...
Page 24
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Flash Mode Register (18h) BIT 7 BIT 6 BIT 5 FM2 FM1 (Flashmode2) (Flashmode1) (Flashmode0) Write allowed only if flash busy bit is zero. FM2:FM0<7:5>: Flash operation (default 0). ...
Page 25
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Flash Data In Register (1Ah) Write allowed only if flash busy bit is zero. This is a 16-bit register that contains the data for a flash write operation. Default ...
Page 26
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Table 4. C-RAM and Flash Memory Map (continued) C-RAM FLASH ADDRESS ADDRESS 08h 04h 09h* EQ filter coefficient -A3 for filter stage 1 0Ah* 05h 0Bh* EQ filter coefficient ...
Page 27
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Table 4. C-RAM and Flash Memory Map (continued) C-RAM FLASH ADDRESS ADDRESS 2Eh 17h 2Fh EQ filter coefficient B2 for filter stage 7 30h 18h 31h* ADC gain trim ...
Page 28
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Table 4. C-RAM and Flash Memory Map (continued) C-RAM FLASH ADDRESS ADDRESS 4Eh 27h 4Fh LP filter coefficient -A3 for filter stage 2 50h 28h 51h LP filter coefficient ...
Page 29
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Table 4. C-RAM and Flash Memory Map (continued) C-RAM FLASH ADDRESS ADDRESS 76h 3Bh 77h* ADC gain trim for gain = 32 78h 3Ch 79h* ADC gain trim for ...
Page 30
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC Table 5. Typical Filter Coefficients Register Map (LP Filter Channel A, Stage 3) COEFFICIENT FLASH ADDRESS 52h 53h 54h 55h 56h 57h Format for Filter Stage Gain (52h) BIT ...
Page 31
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC A2, A3, and B2 Filter Coefficient Format (52h, 54h, 56h) Filter coefficients A2, A3, and B2 are stored as 16-bit two’s complement values in the - ...
Page 32
Simultaneous-Sampling ADCs with PGA, Filter, and 8-/12-Bit Dual-Stage DAC *SEE NOTE RADAR FRONT END *SEE NOTE *SEE NOTE *SEE NOTE *NOTE: CONNECT TO AGND FOR SINGLE-ENDED OPERATION. 32 ______________________________________________________________________________________ ECHO+ AINAP AINAN ECHO- REFA ECHO+ AINBP AINBN ECHO- ...
Page 33
... Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 33 © 2010 Maxim Integrated Products DESCRIPTION Maxim is a registered trademark of Maxim Integrated Products, Inc ...