IDTCSPU877BVG8 IDT, Integrated Device Technology Inc, IDTCSPU877BVG8 Datasheet
IDTCSPU877BVG8
Specifications of IDTCSPU877BVG8
Available stocks
Related parts for IDTCSPU877BVG8
IDTCSPU877BVG8 Summary of contents
Page 1
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER FEATURES: • differential clock distribution • Optimized for clock distribution in DDR2 (Double Data Rate) SDRAM applications • Operating frequency: 125MHz to 340MHz • Very low skew: ≤ ≤ ...
Page 2
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN CONFIGURATION GND GND GND GND BALL ...
Page 3
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN CONFIGURATION 1 V DDQ CLK CLK 5 GND V 6 DDQ AGND DDQ 10 GND VFQFPN TOP VIEW ...
Page 4
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN DESCRIPTION (VFBGA) Pin Name AGND AV DD CLK, CLK FBIN, FBIN FBOUT, FBOUT GND B2 - B5, C2, C5, H2, H5 D4, E2, E5, F2, ...
Page 5
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER FUNCTION TABLE (1,2) INPUTS GND H X GND H X GND L H GND L L 1.8V (nom 1.8V (nom 1.8V (nom ...
Page 6
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TIMING REQUIREMENTS Symbol Parameter (1,2,3) f Operating Clock Frequency CLK (2,4) Application Clock Frequency t Input Clock Duty Cycle DC (5) t Stabilization Time L NOTES: 1. 270MHz max clock frequency for ...
Page 7
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS V DDQ CSPU877 GND V /2 DDQ Z = 60Ω 2.97" 60Ω 2.97" CSPU877 V /2 DDQ Z = 60Ω L ...
Page 8
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT CLK CLK FBIN FBIN Yx Yx Yx, FBOUT Yx, FBOUT t t cycle n cycle n jit(cc) cycle n ...
Page 9
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT NOTE Average input frequency measured at CLK / CLK Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT ...
Page 10
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS OE Y Time Delay Between Output Enable (OE) and Clock Output (Y, Y) CLK CLK FBIN FBIN SSC OFF SSC ON t (Ø)DYN 50% ...
Page 11
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS 80% Clock Inputs and Outputs SLR(I/O) BEAD VIA 1Ω 0603 CARD V DDQ 4.7uF 1206 GND VIA CARD NOTES: Place all decoupling ...
Page 12
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER APPLICATION INFORMATION CLK R = 120Ω CLK FBIN R = 120Ω 10pF FBIN Feedback path CLK R = 120Ω CLK C = 10pF R = 120Ω Feedback path ~2.5" CSPU877 ...
Page 13
IDTCSPU877 1.8V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER ORDERING INFORMATION IDTCSPU XXXXX XX Package Device Type CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 X Process Blank 0°C to +70°C (Commercial) BV Very Fine Pitch Ball Grid ...