IDTCSPT857 Integrated Device Technology, IDTCSPT857 Datasheet

no-image

IDTCSPT857

Manufacturer Part Number
IDTCSPT857
Description
2.5v Phase Locked Loop Differential 1 10 Sdram Clock Driver
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDTCSPT857APA
Manufacturer:
IDT
Quantity:
531
Part Number:
IDTCSPT857DBVG
Manufacturer:
IDT
Quantity:
154
Part Number:
IDTCSPT857DNLG
Manufacturer:
IDT
Quantity:
1 164
Part Number:
IDTCSPT857DNLG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDTCSPT857DPAGI
Manufacturer:
IDT
Quantity:
9
Part Number:
IDTCSPT857PA
Manufacturer:
EXAR
Quantity:
6 254
FEATURES:
• Optimized for clock distribution in DDR (Double Data Rate)
• Operating frequency: 60MHz to 200MHz
• Standard speed: PC1600 (DDR200), PC2100 (DDR266)
• A speed: PC1600 (DDR200), PC2100 (DDR266), PC2700 (DDR333)
• 1 to 10 differential clock distribution
• Very low skew (<100ps)
• Very low jitter (<75ps)
• 2.5V AV
• CMOS control signal input
• Test mode enables buffers while disabling PLL
• Low current power-down mode
• Tolerant of Spread Spectrum input clock
• Available in 48-pin TSSOP and 56-pin VFBGA packages
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
FUNCTIONAL BLOCK DIAGRAM
IDTCSPT857/A
2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER
c
SDRAM applications
2002 Integrated Device Technology, Inc.
DD
and 2.5V V
DDQ
PWRDWN
FBIN
FBIN
CLK
CLK
13/F1
14/F2
36/F6
35/F5
37/E6
2.5V PHASE LOCKED LOOP
DIFFERENTIAL 1:10 SDRAM
CLOCK DRIVER
AV
DD
16/G2
LOGIC
PLL
MODE
TEST
1
DESCRIPTION:
to distribute one differential clock input pair(CLK, CLK ) to 10 differential output
pairs (Y
FBOUT). External feedback pins (FBIN, FBIN) for synchronization of the
outputs to the input reference is provided. A CMOS Enable/Disable pin is
available for low power disable. When the output frequency falls below
approximately 20MHz, the device will enter power down mode. In this mode,
the receivers are disabled, the PLL is turned off, and the output clock drivers
are tristated, resulting in a current consumption device of less than 200A.
for very low I/O phase error, skew, and jitter, while maintaining frequency and
duty cycle over the operating voltage and temperature range. The CSPT857,
designed for use in both module assemblies and system motherboard based
solutions, provides an optimum high-performance clock source.
+85°C), and CSPT857A is only available in Commercial Temperature Range
(0°C to +70°C). See Ordering Information for details.
The CSPT857 is a PLL based clock driver that acts as a zero delay buffer
The CSPT857 requires no external components and has been optimised
The CSPT857 is only available in Industrial Temperature Range (-40°C to
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
[0:9]
, Y
[0:9]
) and one differential pair of feedback clock output (FBOUT,
2/A2
6/B1
10/D1
20/J2
19/J1
23/K2
46/A6
47/A5
44/B5
43/B6
40/D5
30/J6
27/K6
26/K5
33/H5
3/A1
5/B2
9/D2
22/K1
39/D6
29/J5
32/H6
Y0
Y0
Y1
Y1
Y2
Y2
Y3
Y3
Y4
Y4
Y5
Y5
Y6
Y6
Y7
Y7
Y8
Y8
Y9
Y9
FBOUT
FBOUT
IDTCSPT857/A
OCTOBER 2002
DSC-5172/8

Related parts for IDTCSPT857

IDTCSPT857 Summary of contents

Page 1

... The CSPT857 is only available in Industrial Temperature Range (-40°C to +85°C), and CSPT857A is only available in Commercial Temperature Range (0°C to +70°C). See Ordering Information for details. 37/E6 TEST MODE LOGIC 16/ 13/F1 14/F2 PLL 36/F6 35/F5 1 IDTCSPT857 and one differential pair of feedback clock output (FBOUT, [0:9] 3/A1 Y0 2/A2 Y0 5/B2 Y1 6/B1 Y1 10/D1 Y2 9/D2 Y2 ...

Page 2

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN CONFIGURATIONS GND V 4 DDQ GND V 3 DDQ BALL VFBGA PAC K AGE LAYOUT COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES PWR GND Y FBIN 7 DWN GND Y V FBIN FBOUT ...

Page 3

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN CONFIGURATION 1 GND DDQ GND 7 8 GND DDQ 12 V DDQ 13 CLK 14 CLK V 15 DDQ AGND 17 18 GND DDQ Y 22 ...

Page 4

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER PIN DESCRIPTION (TSSOP) Pin Name Pin Number AGND AV DD CLK, CLK 13, 14 FBIN, FBIN 35, 36 FBOUT, FBOUT 32, 33 GND 18, 24, 25, 31, 41, 42, 48 PWRDWN V 4, 11, 12, 15, 21, 28, 34, 38, 45 DDQ 10, 20, 22, 27, 29, 39, 44, 46 ...

Page 5

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE Following Conditions Apply Unless Otherwise Specified: Commercial 0°C to +70°C; Industrial Symbol Parameter V Input Clamp Voltage (All Inputs Static Input LOW Voltage IL (dc) V Static Input HIGH Voltage ...

Page 6

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TIMING REQUIREMENTS Symbol Parameter (1,2) f Operating Clock Frequency CLK (1,3) Application Clock Frequency t Input Clock Duty Cycle DC (4) t Stabilization Time L NOTES: 1. The PLL will track a spread spectrum clock input. 2. Operating clock frequency is the range over which the PLL will lock, but may not meet all timing specifications. ...

Page 7

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS V CSPT857 DDQ 60 CSPT857 DDQ COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES 60 60 SS Figure 1. Output Load 14pF V /2 DDQ 14pF V /2 DDQ Figure 2. Output Load Test Circuit ...

Page 8

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT CLK CLK FBIN FBIN Yx Yx Yx, FBOUT Yx, FBOUT COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES t t cycle n cycle n jit(cc) cycle n cycle n+1 Figure 3. Cycle-to-Cycle jitter t t (Ø) (Ø) ...

Page 9

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT Yx, FBOUT COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES t cycle jit(per) = cycle Figure 6. Period jitter t t half period n+1 half period ...

Page 10

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER TEST CIRCUIT AND SWITCHING WAVEFORMS 80% Clock Inputs and Outputs 20% APPLICATION INFORMATION Clock Structure # of SDRAM Loads per Clock #1 #2 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES t R Figure 8. Input and Output Slew Rates 80 20 Clock Loading on the PLL outputs (pF) Min ...

Page 11

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER APPLICATION INFORMATION CLK R = 120 14pF CLK ( 120 14pF Feedback path CLK R = 120 14pF CLK ( 120 14pF Feedback path NOTE: 1. Memory module vendors may need to adjust the feedback capacitive load in order to meet DDR SDRAM registered DIMM timing requirements. ...

Page 12

... IDTCSPT857/A 2.5V PLL DIFFERENTIAL 1:10 SDRAM CLOCK DRIVER ORDERING INFORMATION XXXXX XX IDTCSPT Package Device Type CORPORATE HEADQUARTERS 2975 Stender Way Santa Clara, CA 95054 COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES X Process Blank 857 857A for SALES: 800-345-7015 or 408-727-6116 fax: 408-492-8674 www.idt.com 12 0°C to +70°C (Commercial, A speed only) -40° ...

Related keywords