ISP1507EBS,518 NXP Semiconductors, ISP1507EBS,518 Datasheet - Page 31

no-image

ISP1507EBS,518

Manufacturer Part Number
ISP1507EBS,518
Description
RF Transceiver USB 2.0 ULPI TRNSCVR
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1507EBS,518

Number Of Transceivers
1
Esd Protection
YeskV
Power Supply Requirement
Single
Operating Supply Voltage (typ)
3.3V
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Dual Supply Voltage (typ)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Dual Supply Voltage (min)
Not RequiredV
Mounting
Surface Mount
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / RoHS Status
Compliant
Other names
935285498518 ISP1507EBS-T
NXP Semiconductors
ISP1507E_ISP1507F_1
Product data sheet
For more information, refer to UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1 .
2. High-speed detection handshake (chirp)
a. Peripheral chirp: After detecting SE0 for no less than 2.5 s, if the peripheral is
b. Host chirp: If the host does not detect the peripheral chirp, it must continue
c. High-speed idle: The peripheral must detect a minimum of Chirp K-J-K-J-K-J. Each
capable of high-speed, it sets XCVRSELECT[1:0] = 00b (high-speed) and
OPMODE[1:0] = 10b (chirp). The peripheral immediately follows this with a
TXCMD (NOPID), transmitting a Chirp K for no less than 1 ms and ending no more
than 7 ms after reset time T
up its clock within 5.6 ms, leaving 200 s for the link to start transmitting the
Chirp K, and 1.2 ms for the Chirp K to complete (worst case with 10 % slow clock).
asserting SE0 until the end of reset. If the host detects the peripheral Chirp K for
no less than 2.5 s, then no more than 100 s after the bus leaves the Chirp K
state, the host sends a TXCMD (NOPID) with an alternating sequence of Chirp Ks
and Chirp Js. Each Chirp K or Chirp J must last no less than 40 s and no longer
than 60 s.
Chirp K and Chirp J must be detected for at least 2.5 s. After seeing that
minimum sequence, the peripheral sets TERMSELECT = 0b and
OPMODE[1:0] = 00b. The peripheral is now in high-speed mode and sees !squelch
(01b on LINESTATE). When the peripheral sees squelch (10b on LINESTATE), it
knows that the host has completed chirp and waits for Hi-Speed USB traffic to
begin. After transmitting the chirp sequence, the host changes OPMODE[1:0] to
00b and begins sending USB packets.
Rev. 01 — 28 May 2008
0
. If the peripheral is in low-power mode, it must wake
ISP1507E; ISP1507F
ULPI HS USB OTG transceiver
© NXP B.V. 2008. All rights reserved.
30 of 78

Related parts for ISP1507EBS,518