PN5120A0HN1/C1 NXP Semiconductors, PN5120A0HN1/C1 Datasheet - Page 126

• Manufacturer Part Number: PN5120A0HN1/C1
• Description: RF Wireless Misc COMBO ANALOG/DIGI IC
• Manufacturer: NXP Semiconductors
• Type: Transmission Moduler

Specifications of PN5120A0HN1/C1

• Package / Case: HVQFN EP
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 30 C
• Mounting Style: SMD/SMT
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: PN5120A0HN1/C1,157

NXP Semiconductors
Table 66. Description of TypeBReg bits . . . . . . . . . . . . . .39
Table 67. SerialSpeedReg register (address 1Fh);
Table 68. Description of SerialSpeedReg bits . . . . . . . . .39
Table 69. PageReg register (address 20h); reset value: 00h,
Table 70. Description of PageReg bits . . . . . . . . . . . . . . .40
Table 71. CRCResultReg register (address 21h);
Table 72. Description of CRCResultReg bits . . . . . . . . . .40
Table 73. CRCResultReg register (address 22h);
Table 74. Description of CRCResultReg bits . . . . . . . . . .40
Table 75. GsNOffReg register (address 23h);
Table 76. Description of GsNOffReg bits . . . . . . . . . . . . .41
Table 77. ModWidthReg register (address 24h);
Table 78. Description of ModWidthReg bits . . . . . . . . . . .42
Table 79. TxBitPhaseReg register (address 25h);
Table 80. Description of TxBitPhaseReg bits . . . . . . . . . .42
Table 81. RFCfgReg register (address 26h);
Table 82. Description of RFCfgReg bits . . . . . . . . . . . . .43
Table 83. GsNOnReg register (address 27h);
Table 84. Description of GsNOnReg bits . . . . . . . . . . . . .44
Table 85. CWGsPReg register (address 28h);
Table 86. Description of CWGsPReg bits. . . . . . . . . . . . .44
Table 87. ModGsPReg register (address 29h);
Table 88. Description of ModGsPReg bits . . . . . . . . . . . .45
Table 89. TModeReg register (address 2Ah);
Table 90. Description of TModeReg bits . . . . . . . . . . . . .45
Table 91. TPrescalerReg register (address 2Bh);
Table 92. Description of TPrescalerReg bits . . . . . . . . . .46
Table 93. TReloadReg (Higher bits) register (address 2Ch);
Table 94. Description of the higher TReloadReg bits . . . .47
Table 95. TReloadReg (Lower bits) register (address 2Dh);
Table 96. Description of lower TReloadReg bits . . . . . . .47
Table 97. TCounterValReg (Higher bits) register
Table 98. Description of the higher TCounterValReg
111334
Product data sheet
reset value: EBh, 11101011b . . . . . . . . . . . . . .39
00000000b . . . . . . . . . . . . . . . . . . . . . . . . . . . .40
reset value: FFh, 11111111b . . . . . . . . . . . . . . .40
reset value: FFh, 11111111b . . . . . . . . . . . . . . .40
reset value: 88h, 10001000b . . . . . . . . . . . . . .41
reset value: 26h, 00100110b . . . . . . . . . . . . . .42
reset value: 87h, 10000111b. . . . . . . . . . . . . . .42
reset value: 48h, 01001000b . . . . . . . . . . . . . .43
reset value: 88h, 10001000b . . . . . . . . . . . . . .44
reset value: 20h, 00100000b . . . . . . . . . . . . . .44
reset value: 20h, 00100000b . . . . . . . . . . . . . .45
reset value: 00h, 00000000b . . . . . . . . . . . . . .45
reset value: 00h, 00000000b . . . . . . . . . . . . . .46
reset value: 00h, 00000000b . . . . . . . . . . . . . .47
reset value: 00h, 00000000b . . . . . . . . . . . . . .47
(address 2Eh); reset value: XXh,
XXXXXXXXb . . . . . . . . . . . . . . . . . . . . . . . . . .48
bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .48
Rev. 3.4 — 8 September 2009
Table 99. TCounterValReg (Lower bits) register
Table 100.Description of lower TCounterValReg bits . . . . 48
Table 101.PageReg register (address 30h); reset value: 00h,
Table 102.Description of PageReg bits . . . . . . . . . . . . . . 49
Table 103.TestSel1Reg register (address 31h);
Table 104.Description of TestSel1Reg bits . . . . . . . . . . . . 50
Table 105.TestSel2Reg register (address 32h);
Table 106.Description of TestSel2Reg bits . . . . . . . . . . . . 50
Table 107.TestPinEnReg register (address 33h); reset value:
Table 108.Description of TestPinEnReg bits. . . . . . . . . . . 51
Table 109.TestPinValueReg register (address 34h);
Table 110. Description of TestPinValueReg bits . . . . . . . . 51
Table 111. TestBusReg register (address 35h);
Table 112. Description of TestBusReg bits . . . . . . . . . . . . 52
Table 113. AutoTestReg register (address 36h);
Table 114. Description of bits . . . . . . . . . . . . . . . . . . . . . . 52
Table 115. VersionReg register (address 37h);
Table 116. Description of VersionReg bits . . . . . . . . . . . . . 52
Table 117. AnalogTestReg register (address 38h);
Table 118. Description of AnalogTestReg bits . . . . . . . . . . 53
Table 119. TestDAC1Reg register (address 39h);
Table 120.Description of TestDAC1Reg bits. . . . . . . . . . . 54
Table 121.TestDAC2Reg register (address 3Ah);
Table 122.Description ofTestDAC2Reg bits . . . . . . . . . . . 54
Table 123.TestADCReg register (address 3Bh);
Table 124.Description of TestADCReg bits. . . . . . . . . . . . 54
Table 125.RFTReg register (address 3Ch);
Table 126.Description of RFTReg bits . . . . . . . . . . . . . . . 55
Table 127.RFTReg register (address 3Dh, 3Fh);
Table 128.Description of RFTReg bits . . . . . . . . . . . . . . . 55
Table 129. RFTReg register (address 3Eh); reset value: 03h,
Table 130.Description of RFTReg bits . . . . . . . . . . . . . . . 55
Table 131.Communication overview for
(address 2Fh); reset value: XXh,
XXXXXXXXb . . . . . . . . . . . . . . . . . . . . . . . . . . 48
00000000b . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
reset value: 00h, 00000000b . . . . . . . . . . . . . . 50
reset value: 00h, 00000000b . . . . . . . . . . . . . . 50
80h, 10000000b . . . . . . . . . . . . . . . . . . . . . . . . 51
reset value: 00h, 00000000b . . . . . . . . . . . . . . 51
reset value: XXh, XXXXXXXXb . . . . . . . . . . . . 52
reset value: 40h, 01000000b . . . . . . . . . . . . . . 52
reset value: XXh, XXXXXXXXb . . . . . . . . . . . . 52
reset value: 00h, 00000000b . . . . . . . . . . . . . . 53
reset value: XXh, 00XXXXXXb . . . . . . . . . . . . 54
reset value: XXh, 00XXXXXXb . . . . . . . . . . . . 54
reset value: XXh, XXXXXXXXb . . . . . . . . . . . . 54
reset value: FFh, 11111111b. . . . . . . . . . . . . . . 55
reset value: 00h, 00000000b . . . . . . . . . . . . . . 55
00000011b . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
ISO/IEC 14443A/MIFARE reader/writer. . . . . . 57
Transmission Module
© NXP B.V. 2010. All rights reserved.
continued >>
PN512
126 of 131
PUBLIC