TDA9885TS/V3 NXP Semiconductors, TDA9885TS/V3 Datasheet - Page 26

no-image

TDA9885TS/V3

Manufacturer Part Number
TDA9885TS/V3
Description
Modulator / Demodulator ALIGN FRRE VIF/SIF CIR NEG MOD
Manufacturer
NXP Semiconductors
Datasheet

Specifications of TDA9885TS/V3

Package / Case
SSOP-24
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
- 20 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
TDA9885TS/V3,112

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA9885TS/V3
Manufacturer:
ST
Quantity:
521
Part Number:
TDA9885TS/V3
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 20.
V
f
for L); IF input from 50
L is 3 %; video signal in accordance with “ITU-T J.63 line 17 and line 330” or “NTC-7 Composite”; measurements taken in
test circuit of
TDA9885_TDA9886_3
Product data sheet
Symbol
VIF AGC
t
t
V
CR
V
Pin VAGC
I
I
I
Tuner AGC; pin TAGC; see
V
V
QV
V
V
I
SC
resp(inc)
resp(dec)
ch(max)
ch(add)
dch
sink
P
V
QV
VAGC
th(VIF)
i(VIF)(start1)(rms)
i(VIF)(start2)(rms)
o
sat
= 5 V; T
i(VIF)
= 33.4 MHz; PC / SC = 13 dB; f
stps
TOP
TOP
/ T
[13]
amb
Characteristics
Figure
= 25 C; see
Parameter
AGC response time to an
increasing VIF step
AGC response time to a
decreasing VIF step
VIF amplitude step for activating
AGC fast mode
gain control voltage range
control steepness
threshold voltage for high level
VIF input
maximum charge current
additional charge current
discharge current
VIF input signal voltage for
minimum starting point of tuner
takeover at pins VIF1 and VIF2
(RMS value)
VIF input signal voltage for
maximum starting point of tuner
takeover at pins VIF1 and VIF2
(RMS value)
tuner takeover point accuracy
takeover point variation with
temperature
permissible output voltage
saturation voltage
sink current
26; unless otherwise specified.
via broadband transformer 1 : 1; video modulation DSB; residual carrier for B/G is 10 % and for
Table 22
…continued
Figure 9
mod
for input frequencies; B/G standard is used for the specification (f
to
= 400 Hz); input level V
Figure 11
I
2
C-bus controlled multistandard alignment-free IF-PLL demodulators
Rev. 03 — 16 December 2008
Conditions
negative modulation; 20 dB
positive modulation; 20 dB
negative modulation; 20 dB
positive modulation; 20 dB
L standard; fast mode
L standard; normal mode
L standard
see
definition: G
V
see
L standard
L standard: in the event of
missing VITS pulses and
no white video content
L standard; normal mode
L standard; fast mode
I
R
and 15 dB via I
(see
I
or no R
I
I
R
and 0 dB via I
(see
I
from external source
I
no tuner gain reduction;
V
maximum tuner gain
reduction; V
TAGC
TAGC
2
TAGC
TAGC
TAGC
VAGC
TAGC
TOP
C-bus (see
TOP
Figure 9
Table 6
Table
Table
= 120 A;
= 22 k or no R
= 120 A; R
= 120 A;
= 10 k or no R
= 120 A
= 450 A
= 8.8 V
= 2 V to 3 V
TOP
i(VIF)
12)
12)
and +15 dB via
TAGC
and
Table
VIF
2
= 10 mV (RMS) (sync level for B/G; peak white level
C-bus
2
Table 7
/ V
= 1 V
C-bus
TOP
12)
VAGC
= 0
TOP
TOP
;
TDA9885; TDA9886
[14]
[14]
[14]
[14]
[14]
Min
-
-
-
-
-
-
0.8
-
120
-
-
-
-
-
45
7
-
-
-
-
450
2
Typ
4
2.6
3
890
2.6
143
-
200
100
100
35
1.8
2
90
17
0.03
-
-
-
600
6
80
PC
© NXP B.V. 2008. All rights reserved.
= 38.9 MHz;
Max
-
-
-
-
-
-
3.5
-
320
-
-
-
-
5
-
43
0.07
8.8
0.5
0.75
750
10
Unit
ms
ms
ms
ms
ms/dB
ms/dB
dB
V
dB/V
nA
nA
mV
mV
mV
dB/K
V
V
26 of 56
V
A
A
A
A

Related parts for TDA9885TS/V3