MT47H256M8EB-25E:C Micron Technology Inc, MT47H256M8EB-25E:C Datasheet - Page 127
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
MT47H256M8EB-25E:C
Manufacturer Part Number
MT47H256M8EB-25E:C
Description
256MX8 DDR2 SDRAM PLASTIC GREEN FBGA 1.8V
Manufacturer
Micron Technology Inc
Series
-r
Datasheet
1.MT47H256M8EB-25EC.pdf
(134 pages)
Specifications of MT47H256M8EB-25E:C
Format - Memory
RAM
Memory Type
DDR2 SDRAM
Memory Size
2G (256M x 8)
Speed
2.5ns
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.9 V
Operating Temperature
0°C ~ 85°C
Package / Case
60-TFBGA
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
ATT
Quantity:
400
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
12 208
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
12 208
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
BGA
Quantity:
11 350
Company:
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT47H256M8EB-25E:C
Manufacturer:
MICRON
Quantity:
20 000
Figure 80: RESET Function
PDF: 09005aef824f87b6
2gbddr2.pdf – Rev. E 06/10 EN
Bank address
Command
Address
ODT
DQS 3
DM 3
CK#
CKE
A10
DQ 3
R
CK
TT
Bank a
READ
Col n
T0
High-Z
High-Z
Notes:
NOP 2
T1
1. V
2. Either NOP or DESELECT command may be applied.
3. DM represents DM for x4/x8 configuration and UDM, LDM for x16 configuration. DQS
4. In certain cases where a READ cycle is interrupted, CKE going HIGH may result in the
5. Initialization timing is shown in Figure 43 (page 88).
represents DQS, DQS#, UDQS, UDQS#, LDQS, LDQS#, RDQS, and RDQS# for the appropri-
ate configuration (x4, x8, x16).
completion of the burst.
DD
Bank b
Col n
READ
, V
T2
DDL
, V
DDQ
NOP 2
Indicates a break in
time scale
T3
, V
DO
TT
, and V
DO
NOP 2
T4
127
System
DO
RESET
REF
must be valid at all times.
t DELAY
Unknown
T5
Micron Technology, Inc. reserves the right to change products or specifications without notice.
1
2Gb: x4, x8, x16 DDR2 SDRAM
R
TT
On
High-Z
High-Z
Transitioning Data
t CL
© 2006 Micron Technology, Inc. All rights reserved.
t CK
Start of normal 5
initialization
t CL
sequence
NOP 2
Ta0
4
T = 400ns (MIN)
t CKE (MIN)
All banks
Tb0
PRE
Don’t Care
High-Z
t RPA
Reset