AD5748ACPZ Analog Devices Inc, AD5748ACPZ Datasheet - Page 10

• Manufacturer Part Number: AD5748ACPZ
• Description: ZDPLC +/-24V DRIVER
• Manufacturer: Analog Devices Inc

Specifications of AD5748ACPZ

• Amplifier Type: Instrumentation
• Number Of Circuits: 1
• Slew Rate: 2 V/µs
• Current - Output / Channel: 15mA
• Voltage - Supply, Single/dual (±): ±12 V ~ 24 V
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: *
• No. Of Amplifiers: 3
• Supply Voltage Range: ± 12V To ± 24V
• Supply Current: 5.2mA
• Amplifier Case Style: LFCSP
• No. Of Pins: 32
• Operating Temperature Range: -40°C To +105°C
• Svhc: No
• Rohs Compliant: Yes
• Bandwidth: 100kHz
• Amplifier Output: Differential
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Output Type: -
• Gain Bandwidth Product: -
• -3db Bandwidth: -
• Current - Input Bias: -
• Voltage - Input Offset: -
• Current - Supply: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD5748
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 4. Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
GND
Mnemonic
SDO/VFAULT
CLRSEL
CLEAR
DVCC
SYNC/RSET
SCLK/OUTEN
SDIN/R0
AD2/R1
AD1/R2
Description
Serial Data Output (SDO). In software mode, this pin is used to clock data from the input shift register in
readback mode. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
This pin is a CMOS output.
Short-Circuit Fault Alert (VFAULT). In hardware mode, this pin acts as a short-circuit fault alert pin and is
asserted low when a short-circuit error is detected. This pin is an open-drain output and must be connected
to a pull-up resistor.
In hardware or software mode, this pin selects the clear value, either zero-scale or midscale code. In software
mode, this pin is implemented as a logic OR with the internal CLRSEL bit.
Active High Input. Asserting this pin sets the output current/voltage to zero-scale code or midscale code of the
range selected (user-selectable). CLEAR is a logic OR with the internal clear bit.
In software mode, during power-up, the CLEAR pin level determines the power-on condition of the voltage
channel, which can be active 0 V or tristate. See the Asynchronous Clear (CLEAR) section for more details.
Digital Power Supply.
Ground Connection.
Positive Edge-Sensitive Latch (SYNC). In software mode, a rising edge parallel loads the input shift register data
into the AD5748, also updating the output.
Resistor Select (RSET). In hardware mode, this pin chooses whether the internal or the external current sense
resistor is used.
If RSET = 0, the external sense resistor is chosen.
If RSET = 1, the internal sense resistor is chosen.
Serial Clock Input (SCLK). In software mode, data is clocked into the input shift register on the falling edge of
SCLK. This pin operates at clock speeds of up to 50 MHz.
Output Enable (OUTEN). In hardware mode, this pin acts as an output enable pin.
Serial Data Input (SDIN). In software mode, data must be valid on the falling edge of SCLK.
Range Decode Bit (R0). In hardware mode, this pin, in conjunction with R1, R2, and R3, selects the output
current/voltage range setting on the part.
Device Addressing Bit (AD2). In software mode, this pin, in conjunction with AD1 and AD0, allows up to eight
devices to be addressed on one bus.
Range Decode Bit (R1). In hardware mode, this pin, in conjunction with R0, R2, and R3, selects the output
current/voltage range setting on the part.
Device Addressing Bit (AD1). In software mode, this pin, in conjunction with AD2 and AD0 allows up to eight
devices to be addressed on one bus.
Range Decode Bit (R2). In hardware mode, this pin, in conjunction with R0, R1, and R3, selects the output
current/voltage range setting on the part.
SCLK/OUTEN
NOTES
1. NC = NO CONNECT.
2. THE EXPOSED PADDLE IS TIED TO AVSS.
SDO/VFAULT
SYNC/RSET
CLRSEL
SDIN/R0
CLEAR
DVCC
GND
1
2
3
4
5
6
7
8
Figure 4. Pin Configuration
Rev. A | Page 10 of 32
(Not to Scale)
PIN 1
INDICATOR
AD5748
TOP VIEW
24 VSENSE+
23 VOUT
22 VSENSE–
21 AVSS
20 COMP1
19 COMP2
18 IOUT
17 AVDD