AD9866BCP Analog Devices Inc, AD9866BCP Datasheet - Page 7

IC FRONT-END MIXED-SGNL 64-LFCSP

AD9866BCP

Manufacturer Part Number
AD9866BCP
Description
IC FRONT-END MIXED-SGNL 64-LFCSP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9866BCP

Rohs Status
RoHS non-compliant
Rf Type
HPNA, VDSL
Features
12-bit ADC(s), 12-bit DAC(s)
Package / Case
64-VFQFN, CSP Exposed Pad
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3/3.135V
Operating Supply Voltage (max)
3.6/3.465V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Package Type
LFCSP
Mounting
Surface Mount
Pin Count
64
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9866BCP
Manufacturer:
ADI
Quantity:
329
Part Number:
AD9866BCP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9866BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9866BCPZRL
Manufacturer:
SAMSUNG
Quantity:
2 100
SERIAL PORT TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 5.
Parameter
WRITE OPERATION (See Figure 46)
READ OPERATION (See Figure 47 and Figure 48)
HALF-DUPLEX DATA INTERFACE (ADIO PORT) TIMING SPECIFICATIONS
AVDD = 3.3 V ± 5%, DVDD = CLKVDD = DRVDD = 3.3 V ± 10%, unless otherwise noted.
Table 6.
Parameter
READ OPERATION
WRITE OPERATION (See Figure 49)
1
C
LOAD
SCLK Clock Rate (f
SCLK Clock High (t
SCLK Clock Low (t
SDIO to SCLK Setup Time (t
SCLK to SDIO Hold Time (t
SEN to SCLK Setup Time (t
SCLK to SEN Hold Time (t
SCLK Clock Rate (f
SCLK Clock High (t
SCLK Clock Low (t
SDIO to SCLK Setup Time (t
SCLK to SDIO Hold Time (t
SCLK to SDIO (or SDO) Data Valid Time (t
SEN to SDIO Output Valid to Hi-Z (t
Output Data Rate
Three-State Output Enable Time (t
Three-State Output Disable Time (t
Rx Data Valid Time (t
Rx Data Output Delay (t
Input Data Rate (1× Interpolation)
Input Data Rate (2× Interpolation)
Input Data Rate (4× Interpolation)
Tx Data Setup Time (t
Tx Data Hold Time (t
Latch Enable Time (t
Latch Disable Time (t
= 5 pF for digital data outputs.
1
(See Figure 50)
LOW
LOW
SCLK
SCLK
HI
HI
)
)
DH
EN
VT
)
)
DIS
)
)
DS
)
)
)
)
)
OD
H
)
)
DH
S
DH
)
DS
DS
)
)
)
)
PZL
EZ
PLZ
)
)
)
DV
)
Rev. A | Page 7 of 48
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Temp
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Full
Test Level
II
II
II
II
II
II
II
II
II
II
II
II
Test Level
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
IV
Min
14
14
14
0
14
0
14
14
14
0
Min
5
1.5
20
10
5
1
2.5
Typ
2
Typ
Max
80
3
3
4
80
80
50
3
3
Max
32
32
14
AD9866
Unit
MHz
ns
ns
ns
ns
ns
ns
MHz
ns
ns
ns
ns
ns
ns
Unit
MSPS
ns
ns
ns
ns
MSPS
MSPS
MSPS
ns
ns
ns
ns

Related parts for AD9866BCP