EP2SGX90EF1152I4 Altera, EP2SGX90EF1152I4 Datasheet - Page 133

Stratix II GX

EP2SGX90EF1152I4

Manufacturer Part Number
EP2SGX90EF1152I4
Description
Stratix II GX
Manufacturer
Altera
Datasheet

Specifications of EP2SGX90EF1152I4

Family Name
Stratix II GX
Number Of Logic Blocks/elements
90960
# I/os (max)
558
Frequency (max)
732.1MHz
Process Technology
SRAM
Operating Supply Voltage (typ)
1.2V
Logic Cells
90960
Ram Bits
4520448
Operating Supply Voltage (min)
1.15V
Operating Supply Voltage (max)
1.25V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
1152
Package Type
FC-FBGA
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP2SGX90EF1152I4
Manufacturer:
ALTERA
Quantity:
745
Part Number:
EP2SGX90EF1152I4
Manufacturer:
ALTERA
0
Part Number:
EP2SGX90EF1152I4
Manufacturer:
ALTERA
Quantity:
100
Part Number:
EP2SGX90EF1152I4N
Manufacturer:
ALTERA
Quantity:
535
Part Number:
EP2SGX90EF1152I4N
Manufacturer:
ALTERA
0
Part Number:
EP2SGX90EF1152I4N
Manufacturer:
ALTERA
Quantity:
100
Part Number:
EP2SGX90EF1152I4N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP2SGX90EF1152I4N
0
Altera Corporation
October 2007
Table 2–32
strength control.
Open-Drain Output
Stratix II GX devices provide an optional open-drain (equivalent to an
open collector) output for each I/O pin. This open-drain output enables
the device to provide system-level control signals (for example, interrupt
and write enable signals) that can be asserted by any of several devices.
Bus Hold
Each Stratix II GX device I/O pin provides an optional bus-hold feature.
The bus-hold circuitry can hold the signal on an I/O pin at its last-driven
state. Since the bus-hold feature holds the last-driven state of the pin until
the next input signal is present, an external pull-up or pull-down resistor
is not needed to hold a signal level when the bus is tri-stated.
Note to
(1)
3.3-V LVTTL
3.3-V LVCMOS
2.5-V LVTTL/LVCMOS
1.8-V LVTTL/LVCMOS
1.5-V LVCMOS
SSTL-2 Class I
SSTL-2 Class II
SSTL-18 Class I
SSTL-18 Class II
HSTL-18 Class I
HSTL-18 Class II
HSTL-15 Class I
HSTL-15 Class II
Table 2–32. Programmable Drive Strength
The Quartus II software default current setting is the maximum setting for each
I/O standard.
I/O Standard
Table
shows the possible settings for the I/O standards with drive
2–32:
I
Setting (mA) for Column
OH
24, 20, 16, 12, 8, 4
24, 20, 16, 12, 8, 4
/ I
12, 10, 8, 6, 4, 2
OL
12, 10, 8, 6, 4
12, 10, 8, 6, 4
12, 10, 8, 6, 4
20, 18, 16, 8
16, 12, 8, 4
20, 18, 16
20, 18, 16
24, 20, 16
Current Strength
8, 6, 4, 2
I/O Pins
12, 8
Stratix II GX Device Handbook, Volume 1
Note (1)
Stratix II GX Architecture
I
OH
Setting (mA) for Row
/ I
OL
12, 10, 8, 6, 4
10, 8, 6, 4
Current Strength
8, 6, 4, 2
I/O Pins
12, 8, 4
12, 8, 4
8, 6, 4
12, 8
8, 4
4, 2
16
2–125

Related parts for EP2SGX90EF1152I4