ADSP-2189MBSTZ-266 Analog Devices Inc, ADSP-2189MBSTZ-266 Datasheet - Page 21
![IC,DSP,16-BIT,CMOS,QFP,100PIN,PLASTIC](/photos/6/59/65915/st-100_sml.jpg)
ADSP-2189MBSTZ-266
Manufacturer Part Number
ADSP-2189MBSTZ-266
Description
IC,DSP,16-BIT,CMOS,QFP,100PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Type
Fixed Pointr
Datasheet
1.ADSP-2189MBSTZ-266.pdf
(32 pages)
Specifications of ADSP-2189MBSTZ-266
Interface
Host Interface, Serial Port
Clock Rate
66MHz
Non-volatile Memory
External
On-chip Ram
192kB
Voltage - I/o
3.30V
Voltage - Core
2.50V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-LQFP
Device Core Size
16b
Format
Fixed Point
Clock Freq (max)
66MHz
Mips
66
Device Input Clock Speed
66MHz
Ram Size
192KB
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (min)
2.25V
Operating Supply Voltage (max)
2.75/3.6V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
100
Package Type
LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ADSP-2189MBSTZ266
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-2189MBSTZ-266
Manufacturer:
MICROCHIP
Quantity:
16 700
Company:
Part Number:
ADSP-2189MBSTZ-266
Manufacturer:
AD
Quantity:
5 510
Company:
Part Number:
ADSP-2189MBSTZ-266
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Parameter
Bus Request–Bus Grant
Timing Requirements:
t
t
Switching Characteristics:
t
t
t
t
t
t
NOTES
xMS = PMS, DMS, CMS, IOMS, BMS
1
2
REV. A
BR is an asynchronous signal. If BR meets the setup/hold requirements, it will be recognized during the current clock cycle; otherwise the signal will be recognized on
BGH is asserted when the bus is granted and the processor or BDMA requires control of the bus to continue.
BH
BS
SD
SDB
SE
SEC
SDBH
SEH
the following cycle. Refer to the ADSP-2100 Family User’s Manual, Third Edition, for BR/BG cycle relationships.
BR Hold after CLKOUT High
BR Setup before CLKOUT Low
CLKOUT High to xMS, RD, WR Disable
xMS, RD, WR Disable to BG Low
BG High to xMS, RD, WR Enable
xMS, RD, WR Enable to CLKOUT High
xMS, RD, WR Disable to BGH Low
BGH High to xMS, RD, WR Enable
PMS, DMS
BMS, RD
CLKOUT
CLKOUT
BGH
WR
BG
BR
Figure 24. Bus Request–Bus Grant
t
SD
t
BH
t
t
BS
t
SDBH
SDB
1
1
–21–
2
2
t
t
SEH
Min
0.25t
0.25t
0
0
0.25t
0
0
SE
t
SEC
CK
CK
CK
+ 2
+ 10
– 3
Max
0.25t
ADSP-2189M
CK
+ 8
Unit
ns
ns
ns
ns
ns
ns
ns
ns