CDB42438 Cirrus Logic Inc, CDB42438 Datasheet - Page 34

• Manufacturer Part Number: CDB42438
• Description: Eval Bd 108dB 6&8ch Multi-Chnl CODECs
• Manufacturer: Cirrus Logic Inc

Specifications of CDB42438

• Main Purpose: Audio, CODEC
• Embedded: Yes, FPGA / CPLD
• Utilized Ic / Part: CS42438
• Primary Attributes: 6 Single-Ended and 2 Differential Analog Inputs and 8 Outputs, S/PDIF Transmitter and Receiver
• Secondary Attributes: Graphic User Interface
• Description/function: Audio CODECs
• Operating Supply Voltage: 5 V to 12 V
• Product: Audio Modules
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With/related Products: CS42438
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant, Contains lead / RoHS non-compliant
• Other names: 598-1500

34
5.5.2
5.6
5.6.1
5.6.2
5.6.3
ADC_SDOUT
AUX_LRCK
AUX_SCLK
AUX_SDIN
DAC_SDIN
SCLK
AUX Port Digital Interface Formats
These serial data lines are used when supporting the TDM Mode of operation with an external ADC or
S/PDIF receiver attached. The AUX serial port operates only as a clock master. The AUX_SCLK will operate
at 64xFs, where Fs is equal to the ADC sample rate (FS on the TDM interface). If the AUX_SDIN signal is
not being used, it should be tied to AGND via a pull-down resistor.
FS
FS
and must be held valid for at least 1 SCLK period.
Note:
I/O Channel Allocation
Hardware Mode
The AUX port will only operate in the Left-Justified digital interface format and supports bit depths ranging
from 16 to 24 bits (see
AUX_SCLK).
Software Mode
The AUX port will operate in either the Left-Justified or I²S digital interface format with bit depths ranging
from 16 to 24 bits. Settings for the AUX port are made through the register
dress 04h)” on page
I²S
DAC_SDIN
ADC_SDOUT
Digital Input/Output
is sampled as valid on the rising SCLK edge preceding the most significant bit of the first data sample
LSB
MSB
MSB
The ADC does not meet the timing requirements for proper operation in Quad-Speed Mode.
M S B
32 clks
32 clks
AOUT1
AIN1
LSB
LSB
Bit or Word Wide
MSB
MSB
43.
L eft C h a n n el
32 clks
32 clks
AOUT2
AUX1
TDM
TDM
AIN2
Table 6. Serial Audio Interface Channel Allocations
Interface
LSB
LSB
Format
Figure 18 on page 36
Figure 14. TDM Serial Audio Format
MSB
MSB
Figure 15. AUX I²S Format
AOUT3
32 clks
32 clks
AIN3
LSB
LSB
AOUT 1,2,3,4,5,6,7,8
,5,6AIN 1,2,3,4,5,6; (2 additional channels from AUX_SDIN)
L S B
MSB
MSB
32 clks
32 clks
AOUT4
AIN4
LSB
LSB
Analog Output/Input Channel Allocation
256 clks
for timing relationship between AUX_LRCK and
MSB
MSB
M S B
AOUT5
32 clks
32 clks
AIN5
LSB
LSB
from/to Digital I/O
MSB
MSB
R ig ht C h a n n el
AUX2
AOUT6
32 clks
32 clks
AIN6
LSB
LSB
“Miscellaneous Control (Ad-
MSB
MSB
AOUT7
32 clks
32 clks
AUX1
LSB
LSB
L S B
MSB
MSB
CS42438
AOUT8
32 clks
32 clks
AUX2
DS646F2
LSB
LSB
MSB
MSB
MSB