CS5102A-BL Cirrus Logic Inc, CS5102A-BL Datasheet - Page 6

A/D Converter (A-D) IC

CS5102A-BL

Manufacturer Part Number
CS5102A-BL
Description
A/D Converter (A-D) IC
Manufacturer
Cirrus Logic Inc
Datasheets

Specifications of CS5102A-BL

Input Channels Per Adc
2
Mounting Type
Surface Mount
No. Of Channels
2
Power Rating
44mW
Supply Voltage Min
4.5V
Peak Reflow Compatible (260 C)
No
Sample Rate
20kSPS
Supply Voltage Max
5.5V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS5102A-BL
Manufacturer:
TI
Quantity:
4
Part Number:
CS5102A-BL
Manufacturer:
CRYSTAL
Quantity:
20 000
Part Number:
CS5102A-BLZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS5102A-BLZ
Manufacturer:
CRYSTAL
Quantity:
20 000
ANALOG CHARACTERISTICS
Notes: 19. Conversion time scales directly to the master clock speed. The times shown are for synchronous,
6
Specified Temperature Range
Analog Input
Aperture Time
Aperture Jitter
Input Capacitance
Conversion & Throughput
Conversion Time
Acquisition Time
Throughput
Power Supplies
Power Supply Current
(SLEEP High)
Power Consumption
Power Supply Rejection:
20. The CS5102A requires 6 clock cycles of coarse charge, followed by a minimum of 5.625
21. Throughput is the sum of the acquisition and conversion times. It will vary in accordance with conditions
22. All outputs unloaded. All inputs at VD+ or DGND. See table below for power dissipation vs. clock frequency.
23. With 300 mV p-p, 1 kHz ripple applied to each supply separately in the bipolar mode. Rejection
internal loopback (FRN mode). In PDT, RBT, and SSC modes, asynchronous delay between the falling
edge of HOLD and the start of conversion may add to the apparent conversion time. This delay will
not exceed 1 master clock cycle + 140 ns.
FRN mode allows 9 clock cycles for fine charge which provides for the minimum 5.625
clock, however; in PDT, RBT, or SSC modes, at clock frequencies less than 1.6 MHz, fine charge may
be less than 9 clock cycles.
affecting acquisition and conversion times, as described above.
improves by 6 dB in the unipolar mode to 90 dB. Figure 23 shows a plot of typical power supply
rejection versus frequency.
Parameter*
Unipolar Mode
Bipolar Mode
Positive Analog
Negative Analog
Positive Digital
Negative Digital
(SLEEP High)
(SLEEP Low)
Positive Supplies
Negative Supplies
(Notes 11, 22)
(Note 19)
(Note 20)
(Note 21)
(Note 22)
(Note 23)
(Note 6)
Typ. Power (mW) CLKIN (MHz)
Symbol Min Typ Max Min Typ Max
PSR
PSR
P
I
P
I
I
I
f
A
D
t
t
D
A
tp
-
-
-
-
-
a
do
ds
c
+
+
-
-
(continued)
34
37
39
41
44
CS5102A -J,K
20
-
-
-
-
-
-
-
-
-
-
-
-
-
-
0 to +70
-2.4
-1.5
100
320
200
2.4
2.5
30
44
84
84
1
-
-
-
40.625
9.375
-3.5
-2.5
425
265
3.5
3.5
65
0.8
1.0
1.2
1.4
1.6
-
-
-
-
-
-
CS5102A -A,B
20
-
-
-
-
-
-
-
-
-
-
-
-
-
-
40 to +85
-2.4
-1.5
100
320
200
2.4
2.5
30
44
84
84
1
-
-
-
40.625
9.375
-3.5
-2.5
425
265
3.5
3.5
65
-
-
-
-
-
-
CS5102A
s with an 1.6 MHz
s of fine charge.
DS45F2
Units
kHz
mW
mW
mA
mA
mA
mA
ns
ps
dB
dB
pF
pF
C
s
s

Related parts for CS5102A-BL