CS5102A-BL Cirrus Logic Inc, CS5102A-BL Datasheet - Page 21

• Manufacturer Part Number: CS5102A-BL
• Description: A/D Converter (A-D) IC
• Manufacturer: Cirrus Logic Inc

Specifications of CS5102A-BL

• Input Channels Per Adc: 2
• Mounting Type: Surface Mount
• No. Of Channels: 2
• Power Rating: 44mW
• Supply Voltage Min: 4.5V
• Peak Reflow Compatible (260 C): No
• Sample Rate: 20kSPS
• Supply Voltage Max: 5.5V
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

ence must supply a maximum load current of
5 A peak-to-peak (0.5 A typical). An output
impedance of 2
mum error of 10.0 V. With a 4.5 V reference and
LSB size of 138 V this would insure approxi-
mately 1/14 LSB accuracy. A 10 F capacitor
exhibits an impedance of less than 2
quencies greater than 16 kHz. A high-quality
tantalum capacitor in parallel with a smaller ce-
ramic capacitor is recommended.
Peaking in the reference’s output impedance can
occur because of capacitive loading at its output.
Any peaking that might occur can be reduced by
placing a small resistor in series with the capaci-
tors. The equation in Figure 9 can be used to help
calculate the optimum value of R for a particular
reference. The term "f
the peak in the output impedance of the reference
before the resistor is added.
The CS5101A and CS5102A can operate with a
wide range of reference voltages, but signal-to-
noise performance is maximized by using as
wide a signal range as possible. The recom-
mended reference voltage is 4.5 volts. The
CS5101A and CS5102A can actually accept ref-
erence voltages up to the positive analog supply.
However, the buffer’s offset may increase as the
DS45F2
V
ref
10 F
R*
+V
Figure 9. Reference Connections
ee
R =
0.01 F
-5V
2 (C
will therefore yield a maxi-
0.1 F
1
peak
+ C
20
21
23
1
" is the frequency of
VREF
REFBUF
VA-
2
) f
peak
CS5101A
CS5102A
OR
at fre-
reference voltage approaches VA+ thereby in-
creasing external drive requirements at VREF. A
4.5V reference is the maximum reference voltage
recommended. This allows 0.5V headroom for
the internal reference buffer. Also, the buffer en-
lists the aid of an external 0.1 F ceramic
capacitor which must be tied between its output,
REFBUF, and the negative analog supply, VA-.
For more information on references, consult "Ap-
plication Note: Voltage References for the
CS501X Series of A/D Converters".
Analog Input Connection
The analog input terminal functions similarly to
the VREF input after each conversion when
switching into the track mode. During the first
six master clock cycles in the track mode, the
buffered version of the analog input is used for
coarse-charging the capacitor array. An additional
period is required for fine-charging directly from
AIN to obtain the specified accuracy. Figure 10
shows this operation. During coarse-charge the
charge on the capacitor array first settles to the
buffered version of the analog input. This voltage
may be offset from the actual input voltage. Dur-
ing fine-charge, the charge then settles to the
accurate unbuffered version.
2.0 MHz Clock
8 MHz Clock
+200
+100
-100
-200
-300
-400
0
Figure 10. Charge Settling Time
0.25
1.0
(8 and 2.0 MHz Clocks)
Coarse-Charge
Acquisition Time (us)
CS5101A CS5102A
0.5
2.0
Fine-Charge
0.75
3.0
1.0
4.0
21