SC900841JVK Freescale Semiconductor, SC900841JVK Datasheet - Page 100

IC POWER MGT 338-MAPBGA

SC900841JVK

Manufacturer Part Number
SC900841JVK
Description
IC POWER MGT 338-MAPBGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of SC900841JVK

Applications
PC's, PDA's
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
338-TBGA
Input Voltage
2.8 V to 4.4 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Voltage - Supply
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC900841JVK
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
SC900841JVKR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Table 53. VCCPDDR Control Register Structure and Bits Description
VAON
with a P-CH Pass FET. It is high performance, low noise, and
high PSRR, with a low quiescent current and fast transient
response. VAON is actively discharged during shutdown.
Main Features
• Uses V15 as the main power supply
• 250 mA maximum continuous output current
• Optimized for a 2.2 µF external filter capacitor with a
Table 54. VAON Control Register Structure and Bits Description
100
900841
FUNCTIONAL DEVICE OPERATION
POWER SUPPLIES
AOACCTLVCCPDDR
AOACCTLVAON
VAON is a low drop-out (LDO) fully integrated regulator
maximum of 10 mΩ ESR
CTLVAON
Reserved
Reserved
Name
(Shared with VCCPAOAC , VCCPDDR,
(Shared with VCCPAOAC, VCCPDDR,
V
OAON
Bits
2:0
5:3
7:6
5:3
7:6
VAON State Control
x0 = Reserved
x1 = Reserved
x2 = Reserved
x3 = Reserved
VAON State Control during AOAC Exit (when the Exit pin is EXITSTBY pin is asserted). These bits will be initialized
by the system SPI controller after power up.
X0 = Do not copy
x1 = Do not copy
x2 = Do not copy
x3 = Do not copy
Reserved
VMM, and VCCP )
VMM, and VCCP)
C
OAON
VCCPDDR State Control during AOAC Exit (when the Exit pin is EXITSTBY pin is asserted). These bits will be
initialized by the system SPI controller after power up.
X0 = Do not copy
x1 = Do not copy
x2 = Do not copy
x3 = Do not copy
Reserved
VOUTAON
GND1P5
PVIN 1P5
Figure 53. VAON Detailed Internal Block Diagram
VAONCNT (ADDR 0x45 - R/W - Default Value: 0x07)
Discharge
V
I
OAON
OAON
Controller
Z
Output Monitor
_
+
reference ground pin (GND1P5) with the VCCPAOAC,
VCCPDDR, VMM, and VCCP regulators, yet each has
independent control. PVIN1P5 is supplied from the V15
voltage.
• Uses an internal pass FET
• The output for each LDO is monitored for over-current
VAON Status/Control Registers and Bits Description
V
REF
VAON shares an input voltage pin (PVIN1P5) and a
conditions and under-voltage events
Description
x4 = OFF
x5 = Low Power
x6 = Active
x7 = Active
x4 = OFF
x5 = Low Power
x6 = Active
x7 = Active
x4 = OFF
x5 = Low Power
x6 = Active
x7 = Active
AOACCTLVAON
VAONCFAULT
CTLVAON
Analog Integrated Circuit Device Data
Interface
SPI
Freescale Semiconductor

Related parts for SC900841JVK