WM8985GEFL Wolfson Microelectronics, WM8985GEFL Datasheet - Page 43
![Audio CODECs Multimedia CODEC with Class D HP](/photos/16/2/160214/qfn-32_sml.jpg)
WM8985GEFL
Manufacturer Part Number
WM8985GEFL
Description
Audio CODECs Multimedia CODEC with Class D HP
Manufacturer
Wolfson Microelectronics
Datasheet
1.WM8985GEFL.pdf
(121 pages)
Specifications of WM8985GEFL
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
QFN-32
Minimum Operating Temperature
- 25 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
WM8985GEFL/R
Manufacturer:
TAIYO
Quantity:
4 023
Part Number:
WM8985GEFL/R
Manufacturer:
WOLFSON
Quantity:
20 000
Production Data
INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)
w
The WM8985 has an automatic PGA gain control circuit, which can function as an input peak limiter
or as an automatic level control (ALC).
The Automatic Level Control (ALC) provides continuous adjustment of the input PGA in response to
the amplitude of the input signal. A digital peak detector monitors the input signal amplitude and
compares it to a register defined threshold level (ALCLVL).
If the signal is below the threshold, the ALC will increase the gain of the PGA at a rate set by
ALCDCY. If the signal is above the threshold, the ALC will reduce the gain of the PGA at a rate set
by ALCATK.
The ALC has two modes selected by the ALCMODE register: normal mode and peak limiter mode.
The ALC/limiter function is enabled by settings the register bits R32[8:7] ALCSEL.
R32 (20h)
ALC Control
1
R33 (21h)
ALC Control
2
REGISTER
ADDRESS
2:0
5:3
8:7
3:0
7:4
BIT
ALCMIN
[2:0]
ALCMAX
[2:0]
ALCSEL
ALCLVL
[3:0]
ALCHLD
LABEL
000 (-12dB)
111
(+35.25dB)
00
1011
(-6dB)
0000
DEFAULT
Set minimum gain of PGA
000 = -12dB
001 = -6dB
010 = 0dB
011 = +6dB
100 = +12dB
101 = +18dB
110 = +24dB
111 = +30dB
Set Maximum Gain of PGA
111 = +35.25dB
110 = +29.25dB
101 = +23.25dB
100 = +17.25dB
011 = +11.25dB
010 = +5.25dB
001 = -0.75dB
000 = -6.75dB
ALC function select
00 = ALC disabled
01 = Right channel ALC enabled
10 = Left channel ALC enabled
11 = Both channels ALC enabled
ALC target – sets signal level at ADC
input
1111 = -1.5dBFS
1110 = -1.5dBFS
1101 = -3dBFS
1100 = -4.5dBFS
1011 = -6dBFS
1010 = -7.5dBFS
1001 = -9dBFS
1000 = -10.5dBFS
0111 = -12dBFS
0110 = -13.5dBFS
0101 = -15dBFS
0100 = -16.5dBFS
0011 = -18dBFS
0010 = -19.5dBFS
0001 = -21dBFS
0000 = -22.5dBFS
ALC hold time before gain is
DESCRIPTION
PD, Rev 4.6, July 2009
WM8985
43