XRT94L31IB-L Exar Corporation, XRT94L31IB-L Datasheet - Page 57

• Manufacturer Part Number: XRT94L31IB-L
• Description: IC MAPPER DS3/E3/STS-1 504TBGA
• Manufacturer: Exar Corporation

Specifications of XRT94L31IB-L

• Applications: Network Switches
• Interface: Bus
• Voltage - Supply: 3.14 V ~ 3.47 V
• Package / Case: 504-LBGA
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

XRT94L31
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
REV. 1.0.1
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
SIGNAL NAME
I/O
TYPE
DESCRIPTION
D18
STS1TXA_1_D6
I
TTL
Transmit STS-1 Telecom Bus Interface - Channel 1 - Data Bus Input
pin number 6/Transmit High-Speed HDLC Controller Input Interface
TXHDLCDAT_1_6
block - Channel 1 - Input Data Bus - Pin 6/Transmit DS3/E3 Serial
TXDS3DATA_1
Data Input - Channel 1:
The function of this pin depends upon whether or not the STS-1 Telecom
Bus Interface, associated with Channel 1 is enabled.
If STS-1 Telecom Bus (Channel 1) has been enabled - Transmit STS-
1 Telecom Bus Interface - Input Data Bus pin number 6 -
STS1TXA_1_D6:
This input pin along with STS1TXA_1_D7 and STS1TXA_1_D[5:0] func-
tion as the Transmit (Add) STS-1 Telecom Bus Interface - Input Data Bus
for Channel 1. The Transmit STS-1 Telecom Bus interface will sample
and latch this pin upon the falling edge of STS1TXA_CLK_1.
If the STS-1 Telecom Bus Interface (associated with Channel 1) has
been disabled:
This input/output pin can function in either of the following roles, depend-
ing upon which mode the XRT94L31 has been configured to operate in,
as described below.
If the XRT94L31 has been configured to operate in the High-Speed
HDLC Controller over DS3/STS-3 Mode - Transmit High-Speed
HDLC Controller Input Interface block - Data Bus Input pin # 6 -
Channel 1 - TxHDLCDAT_1_6:
This input pin will function as Bit 6 within the Transmit High-Speed HDLC
Controller Input Interface block - Input Data Bus (e.g., the
TxHDLCDat_1[7:0] input pins).
The Transmit High-Speed HDLC Controller Input Interface block will pro-
vide the System-Side Terminal equipment with a byte-wide Transmit
High-Speed HDLC Controlller clock output signal (TxHDLCClk_1). The
Transmit High-Speed HDLC Controller Input Interface block will sample
the data residing on this input pin (along with the rest of the
TxHDLCDat_1[7:0] input pins) upon the rising edge of the TxHDLCClk_1
clock output signal.
If the XRT94L31 is configured to operate in the the Clear-Channel
DS3/E3 Framer over STS-3/STM-1 Mapper Mode - Transmit Payload
Data Input Interface - Channel 1 - Transmit DS3/E3 Serial Data Input
- TXDS3DATA_1:
This input pin functions as the Transmit Payload Data Serial Input pin for
Channel 1. In this case, the System-Side terminal equipment is
expected to apply all outbound data (which is intended to be carried via
the DS3 or E3 payload bits) to this input pin.
The Transmit Payload Data Input Interface will sample the data, residing
at the TxDS3DATA_1 input pin, upon the rising edge of TxInClk.
57