XRT94L31IB-L Exar Corporation, XRT94L31IB-L Datasheet - Page 37

• Manufacturer Part Number: XRT94L31IB-L
• Description: IC MAPPER DS3/E3/STS-1 504TBGA
• Manufacturer: Exar Corporation

Specifications of XRT94L31IB-L

• Applications: Network Switches
• Interface: Bus
• Voltage - Supply: 3.14 V ~ 3.47 V
• Package / Case: 504-LBGA
• Mounting Type: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

REV. 1.0.1
PIN DESCRIPTION OF THE XRT94L31 (REV. B)
PIN #
AD14
E14
c22
TXSENDMSG_0
TXSENDMSG_n
TXSENDMSG_n
STS1TXA_PL_0
STS1TXA_PL_n
STS1TXA_PL_n
SIGNAL NAME
I/O
I
TTL
TYPE
STS-1 Transmit Telecom Bus - Payload Indicator Signal input/
Transmit High-Speed HDLC Controller Input Interface block - Send
Message Command Input pin - Channel n (n=0, 1, 2):
The function of this input depends upon whether or not the STS-1 Tele-
com Bus Interface for Channel n has been enabled.
If STS-1 Telecom Bus (Channel n) has been enabled -
STS1TXA_PL_n - Transmit STS-1 Telecom Bus Interface - Payload
Indicator Input Signal - Channel n:
This input pin indicates whether or not Transport Overhead (TOH) bytes
are being input via the TXA_D_n[7:0] input pins.
This input pin should be pulled "Low" for the duration that the Transmit
STS-1 Telecom Bus Interface is accepting a TOH byte, via the
TXA_D_n[7:0] input pins. Conversely, this input pin should be pulled
"High" at all other times.
N
If STS-1 Telecom Bus (Channel n) has NOT been enabled:
If STS-1 Telecom Bus (Channel n) has not been enabled, then this par-
ticular pin can either be configured to function as the TxSENDMSG_n
input pin (if the DS3/E3 Framer block within Channel n has been config-
ured to operate in the High-Speed HDLC Controller Mode), or the user
should simply tie this input pin to GND. The details of this pin's role as
the TxSENDMSG_n input pin is described below.
If STS-1 Telecom Bus (Channel n) is disabled: TXSENDMSG_n
(:Transmit High-Speed HDLC Controller Input Interface block -
Send Message Command Input - Channel n - High-Speed HDLC
Controller Mode Only)
This input pin is used to command the Transmit High-Speed HDLC Con-
troller Input Interface block (associated with Channel n) to begin sam-
pling and latching the data which is being applied to the
TxHDLCDat_n[7:0] input pins.
If the user pulls this input pin "High", then the Transmit High-Speed
HDLC Controller block samples and latches the data which is applied to
the TxHDLCDat_n[7:0] input pins upon the rising edge of TxHDLCClk_n.
Each byte of this sampled data will ultimately be encapsulated into an
outbound HDLC frame and will be mapped into the payload bits within
the outbound DS3/E3 frames via the DS3/E3 Framer block.
If the user pulls this input pin "Low" then the Transmit High-Speed HDLC
Controller block will NOT sample and latch the contents on the
TxHDLCDat_n[7:0] input pins, and the Transmit High-Speed HDLC Con-
troller block will simply generate a continuous stream of flag sequence
octets (0x7E).
N
OTE
OTE
:
: If the DS3/E3 Framer block has NOT been configured to operate
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC
STS1TXA_CK_n.
in the High-Speed HDLC Controller Mode, tie this pin to GND.
This input signal is sampled upon the falling edge of
37
DESCRIPTION
XRT94L31