XR88C681CP/40-F Exar Corporation, XR88C681CP/40-F Datasheet - Page 14

no-image

XR88C681CP/40-F

Manufacturer Part Number
XR88C681CP/40-F
Description
IC UART CMOS DUAL 40PDIP
Manufacturer
Exar Corporation
Type
CMOS Dual Channel UARTr
Datasheet

Specifications of XR88C681CP/40-F

Number Of Channels
2, DUART
Package / Case
40-DIP (0.600", 15.24mm)
Features
*
Fifo's
1 Byte, 3 Byte
Voltage - Supply
5V
With Parallel Port
Yes
With Cmos
Yes
Mounting Type
Through Hole
Data Rate
1 Mbps
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Supply Current
15 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
Through Hole
Operating Supply Voltage
5 V
Propagation Delay Time Ns
400 ns
No. Of Channels
2
Supply Voltage Range
4.75V To 5.25V
Operating Temperature Range
0°C To +70°C
Digital Ic Case Style
DIP
No. Of Pins
40
Filter Terminals
DIP
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
1016-1328-5

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XR88C681CP/40-F
Manufacturer:
Linear
Quantity:
185
B.1 DUART Register Addressing
The addressing of the internal registers of the DUART is presented in Table 1. Please note that some of the
registers are “Read Only” and others are “Write Only”. Each channel is provided with the following dedicated
(addressable) registers.
D Command Registers
D Mode Registers (MR1 and MR2)
D Status Registers
D Clock Select Registers
D Receiver Holding Register (RHR) and Transmit Holding Register (THR)
Additionally, the DUART contains the following registers that support/control both channels.
D Interrupt Status Register
D Interrupt Mask Register
D Masked Interrupt Status Register
D Interrupt Vector Register
D Auxiliary Control Register
And finally, the DUART also contains other registers that support functions other than serial data communication, such
as the parallel ports and the counters/timers.
D OPCR- Output Port Control Register
D IPCR - Input Port Configuration Register
D CTUR - Counter/Timer Upper Byte Register
D CTLR - Counter/Timer Lower Byte Register
Rev. 2.11
E clock
-RESET
-R/W
Figure 2. External Logic Circuitry required to interface a 6800 Family
Processor to the XR88C681 Device
14
-WR
-RD
RESET

Related parts for XR88C681CP/40-F