78P2351-IGT/F Maxim Integrated Products, 78P2351-IGT/F Datasheet - Page 19
![LINE INTERFACE UNIT 100-LQFP](/photos/37/62/376226/5486_800w400h_sml.jpg)
78P2351-IGT/F
Manufacturer Part Number
78P2351-IGT/F
Description
LINE INTERFACE UNIT 100-LQFP
Manufacturer
Maxim Integrated Products
Specifications of 78P2351-IGT/F
Number Of Channels Per Chip
1
Propagation Delay Time
10 ns
Supply Voltage (max)
3.45 V
Supply Voltage (min)
3.15 V
Maximum Operating Temperature
+ 85 C
Package / Case
LQFP-100
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
78P2351-IGT/F
Manufacturer:
VISHAY
Quantity:
14 105
Company:
Part Number:
78P2351-IGT/F
Manufacturer:
MAXIM
Quantity:
4
Company:
Part Number:
78P2351-IGT/F
Manufacturer:
Maxim Integrated
Quantity:
10 000
REFERENCE AND STATUS PINS
NAME
CKREFP
CKREFN
LOS
LOL
INTTXB
INTRXB
PORB
Page: 19 of 42
PIN DESCRIPTION
PIN
83
82
61
60
67
52
64
TYPE
(continued)
OD
OD
OD
OD
PI/
CI
A
DESCRIPTION
Reference Clock Input:
A required reference clock input used for clock/data recovery and frequency
synthesizer. Options include
Receive Loss of Signal (active-high):
See Receiver Loss of Signal description for conditions.
Receive Loss of Lock (active-high):
This condition is met when the recovered clock frequency differs from the
reference clock frequency by more than +/- 100ppm.
Transmitter Fault Interrupt Flag (active low):
When a transmitter error event occurs (as defined in the Interrupt Control
Register Description), the INTTXB pin will change state to indicate an
interrupt. The interrupt is cleared by a read to the STAT Register, an issue
of a FRST FIFO reset pulse (if the FIERR signal caused the interrupt), or
when the TXLOL register bit transitions from high to low.
Note: The default interrupt condition is a loss of lock in the transmitter CDR.
Receiver Fault Interrupt Flag (active-low):
Reserved for future use.
Power-On Reset (active-low):
See Power-On Reset description on use of this pin.
• 139.264 MHz (E4) or 155.52 MHz (STM1) differential LVPECL clock
• 17.408 MHz (E4), 19.44 MHz (STM1), or 77.78 MHz (STM1) single-
input at CKREFP/N
ended CMOS clock input at CKREFP. Tie CKREFN to ground when
unused.
2006 Teridian Semiconductor Corporation
OC-3/ STM1-E/ E4 LIU
Single Channel
78P2351
Rev. 2.4