MPC564MZP66 Freescale Semiconductor, MPC564MZP66 Datasheet - Page 156

no-image

MPC564MZP66

Manufacturer Part Number
MPC564MZP66
Description
IC MCU 512K FLASH 66MHZ 388-BGA
Manufacturer
Freescale Semiconductor
Series
MPC5xxr
Datasheets

Specifications of MPC564MZP66

Core Processor
PowerPC
Core Size
32-Bit
Speed
66MHz
Connectivity
CAN, EBI/EMI, SCI, SPI, UART/USART
Peripherals
POR, PWM, WDT
Number Of I /o
56
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
32K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 2.7 V
Data Converters
A/D 32x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 125°C
Package / Case
388-BGA
For Use With
MPC564EVB - KIT EVAL FOR MPC561/562/563/564
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC564MZP66
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MPC564MZP66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Central Processing Unit
Unless otherwise noted, reserved fields should be written with a zero when written and return zero when
read. An exception to this rule is XER[16:23]; see
These bits are set to the value written to them and return that value when read.
3.7
The UISA registers can be accessed by either user- or supervisor-level instructions. The general-purpose
registers are accessed through instruction operands.
3.7.1
Integer data is manipulated in the integer unit’s thirty-two 32-bit GPRs, shown below. These registers are
accessed as source and destination registers through operands in the instruction syntax.
3.7.2
The PowerPC ISA architecture provides 32 64-bit FPRs. These registers are accessed as source and
destination registers through operands in floating-point instructions. Each FPR supports the
double-precision, floating-point format. Every instruction that interprets the contents of an FPR as a
3-12
Reset
User Instruction Set Architecture (UISA)
Register Set
General-Purpose Registers (GPRs)
Floating-Point Registers (FPRs)
MSB
0
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
1
SPR Number
All development-support SPRs are implementation-specific.
(Decimal)
158
159
630
Table 3-3. Development Support SPRs
Figure 3-4. General-Purpose Registers (GPRs)
MPC561/MPC563 Reference Manual, Rev. 1.2
I-bus Support Control Register (ICTRL)
See
Breakpoint Address Register (BAR)
See
Development Port Data Register (DPDR)
See
(DPDR),” for bit descriptions.
Table 23-26
Table 23-28
Section 23.6.13, “Development Port Data Register
Special-Purpose Register
for bit descriptions.
for bit descriptions.
Section 3.7.5, “Integer Exception Register
Unchanged
GPR31
GPR0
GPR1
. . .
. . .
1
(continued)
Freescale Semiconductor
(XER).”
LSB
31

Related parts for MPC564MZP66