MC9S12C128CPBE Freescale Semiconductor, MC9S12C128CPBE Datasheet - Page 316

IC MCU 128K FLASH 25MHZ 52-LQFP

MC9S12C128CPBE

Manufacturer Part Number
MC9S12C128CPBE
Description
IC MCU 128K FLASH 25MHZ 52-LQFP
Manufacturer
Freescale Semiconductor
Series
HCS12r
Datasheets

Specifications of MC9S12C128CPBE

Core Processor
HCS12
Core Size
16-Bit
Speed
25MHz
Connectivity
CAN, EBI/EMI, SCI, SPI
Peripherals
POR, PWM, WDT
Number Of I /o
35
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.35 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
52-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12C128CPBE
Manufacturer:
FREESCALE
Quantity:
1 600
Part Number:
MC9S12C128CPBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12C128CPBE
Manufacturer:
FREESCALE
Quantity:
1 600
Part Number:
MC9S12C128CPBE
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MC9S12C128CPBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV2)
Write: For transmit buffers, anytime when TXEx flag is set (see
Flag Register
Section 10.3.2.11, “MSCAN Transmit Buffer Selection Register
receive buffers.
Reset: Undefined (0x00XX) because of RAM-based implementation
10.3.3.1
The identifier registers for an extended format identifier consist of a total of 32 bits; ID[28:0], SRR, IDE,
and RTR bits. The identifier registers for a standard format identifier consist of a total of 13 bits; ID[10:0],
RTR, and IDE bits.
10.3.3.1.1
316
Module Base + 0x00X1
ID[28:21]
Register
0x00X0
0x00X1
0x00X2
0x00X3
Field
Name
IDR0
IDR1
IDR2
IDR3
7:0
Reset:
W
R
Extended Format Identifier — The identifiers consist of 29 bits (ID[28:0]) for the extended format. ID28 is the
most significant bit and is transmitted first on the CAN bus during the arbitration procedure. The priority of an
identifier is defined to be highest for the smallest binary number.
Identifier Registers (IDR0–IDR3)
Figure 10-24. Receive/Transmit Message Buffer — Standard Identifier Mapping
(CANTFLG)”) and the corresponding transmit buffer is selected in CANTBSEL (see
W
W
W
W
R
R
R
R
IDR0–IDR3 for Extended Identifier Mapping
ID28
7
x
Figure 10-25. Identifier Register 0 (IDR0) — Extended Identifier Mapping
Bit 7
ID10
ID2
Table 10-24. IDR0 Register Field Descriptions — Extended
ID27
= Unused, always read ‘x’
6
x
ID9
ID1
6
MC9S12C-Family / MC9S12GC-Family
ID26
5
x
ID8
ID0
5
Rev 01.24
ID25
4
x
Description
RTR
ID7
4
ID24
IDE (=0)
x
3
Section 10.3.2.7, “MSCAN Transmitter
(CANTBSEL)”). Unimplemented for
ID6
3
ID23
2
x
ID5
2
Freescale Semiconductor
ID22
ID4
x
1
1
ID21
Bit 0
ID3
0
x

Related parts for MC9S12C128CPBE