MC9S08GT16ACFBE Freescale Semiconductor, MC9S08GT16ACFBE Datasheet - Page 16

IC MCU 16K FLASH 2K RAM 44-QFP

MC9S08GT16ACFBE

Manufacturer Part Number
MC9S08GT16ACFBE
Description
IC MCU 16K FLASH 2K RAM 44-QFP
Manufacturer
Freescale Semiconductor
Series
HCS08r
Datasheet

Specifications of MC9S08GT16ACFBE

Core Processor
HCS08
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
36
Program Memory Size
16KB (16K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 3.6 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-QFP
Cpu Family
HCS08
Device Core Size
8b
Frequency (max)
40MHz
Interface Type
I2C/SCI/SPI
Total Internal Ram Size
2KB
# I/os (max)
36
Operating Supply Voltage (typ)
2.5/3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
1.8V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
44
Package Type
PQFP
Processor Series
S08GT
Core
HCS08
Data Bus Width
8 bit
Data Ram Size
2 KB
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
36
Operating Supply Voltage
3.6 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
EWS08
Development Tools By Supplier
M68EVB908GB60E, M68DEMO908GB60E
Minimum Operating Temperature
- 40 C
For Use With
M68DEMO908GB60E - BOARD DEMO MC9S08GB60M68EVB908GB60E - BOARD EVAL FOR MC9S08GB60
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S08GT16ACFBE
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16ACFBE
Quantity:
480
Part Number:
MC9S08GT16ACFBER
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S08GT16ACFBER
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MC9S08GT16ACFBER
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Section Number
13.1 Introduction ...................................................................................................................................205
13.2 External Signal Description ..........................................................................................................208
13.3 Register Definition ........................................................................................................................208
13.4 Functional Description ..................................................................................................................215
13.5 Resets ............................................................................................................................................218
13.6 Interrupts .......................................................................................................................................218
14.1 Introduction ...................................................................................................................................223
16
12.6.1 SPI Module Initialization Example .................................................................................201
13.1.1 Features ...........................................................................................................................207
13.1.2 Modes of Operation ........................................................................................................207
13.1.3 Block Diagram ................................................................................................................208
13.2.1 SCL — Serial Clock Line ...............................................................................................208
13.2.2 SDA — Serial Data Line ................................................................................................208
13.3.1 IIC Address Register (IICA) ...........................................................................................209
13.3.2 IIC Frequency Divider Register (IICF) ...........................................................................209
13.3.3 IIC Control Register (IICC) ............................................................................................212
13.3.4 IIC Status Register (IICS) ...............................................................................................213
13.3.5 IIC Data I/O Register (IICD) ..........................................................................................214
13.4.1 IIC Protocol .....................................................................................................................215
13.6.1 Byte Transfer Interrupt ....................................................................................................219
13.6.2 Address Detect Interrupt .................................................................................................219
13.6.3 Arbitration Lost Interrupt ................................................................................................219
14.1.1 Features ...........................................................................................................................223
14.1.2 Modes of Operation ........................................................................................................223
12.6.1.1 Initialization Sequence ..................................................................................201
12.6.1.2 Pseudo—Code Example ...............................................................................202
13.4.1.1 START Signal ...............................................................................................216
13.4.1.2 Slave Address Transmission .........................................................................216
13.4.1.3 Data Transfer .................................................................................................216
13.4.1.4 STOP Signal ..................................................................................................217
13.4.1.5 Repeated START Signal ...............................................................................217
13.4.1.6 Arbitration Procedure ....................................................................................217
13.4.1.7 Clock Synchronization ..................................................................................217
13.4.1.8 Handshaking .................................................................................................218
13.4.1.9 Clock Stretching ............................................................................................218
14.1.2.1 Stop Mode .....................................................................................................223
Analog-to-Digital Converter (S08ATDV3)
Inter-Integrated Circuit (S08IICV1)
MC9S08GT16A/GT8A Data Sheet, Rev. 1
Chapter 13
Chapter 14
Title
Freescale Semiconductor
Page

Related parts for MC9S08GT16ACFBE