PIC18F2431-I/SO Microchip Technology, PIC18F2431-I/SO Datasheet - Page 194

IC PIC MCU FLASH 8KX16 28SOIC

PIC18F2431-I/SO

Manufacturer Part Number
PIC18F2431-I/SO
Description
IC PIC MCU FLASH 8KX16 28SOIC
Manufacturer
Microchip Technology
Series
PIC® 18Fr

Specifications of PIC18F2431-I/SO

Program Memory Type
FLASH
Program Memory Size
16KB (8K x 16)
Package / Case
28-SOIC (7.5mm Width)
Core Processor
PIC
Core Size
8-Bit
Speed
40MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, Power Control PWM, QEI, POR, PWM, WDT
Number Of I /o
24
Eeprom Size
256 x 8
Ram Size
768 x 8
Voltage - Supply (vcc/vdd)
4.2 V ~ 5.5 V
Data Converters
A/D 5x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Processor Series
PIC18F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
768 B
Interface Type
EUSART/I2C/SPI/SSP
Maximum Clock Frequency
40 MHz
Number Of Programmable I/os
24
Number Of Timers
4
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734, 52712-325, EWPIC18
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, ICE4000, DM183021, DV164136
Minimum Operating Temperature
- 40 C
On-chip Adc
5-ch x 10-bit
Package
28SOIC W
Device Core
PIC
Family Name
PIC18
Maximum Speed
40 MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
XLT28SO-1 - SOCKET TRANSITION 28SOIC 300MILI3-DB18F4431 - BOARD DAUGHTER ICEPIC3
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC18F2431-I/SO
Manufacturer:
MICROCHIP
Quantity:
2 000
Part Number:
PIC18F2431-I/SO
Manufacturer:
NXP/恩智浦
Quantity:
20 000
PIC18F2331/2431/4331/4431
18.8.2
PWM output may be manually overridden for each
PWM channel by using the appropriate bits in the
OVDCOND and OVDCONS registers. The user may
select the following signal output options for each PWM
output pin operating in the Independent PWM mode:
• I/O pin outputs PWM signal
• I/O pin inactive
• I/O pin active
Refer to
details for all the override functions.
FIGURE 18-19:
18.9
The single-pulse PWM operation is available only in
Edge-Aligned mode. In this mode, the PWM module
will
operation is configured when the PTMOD<1:0> bits are
set to ‘01’ in the PTCON0 register. This mode of
operation is useful for driving certain types of ECMs.
In Single-Pulse mode, the PWM I/O pin(s) are driven to
the active state when the PTEN bit is set. When the
PWM timer match with the Duty Cycle register occurs,
the PWM I/O pin is driven to the inactive state. When
the PWM timer match with the PTPER register occurs,
the PTMR register is cleared, all active PWM I/O pins
are driven to the inactive state, the PTEN bit is cleared
and an interrupt is generated if the corresponding
interrupt bit is set.
18.10 PWM Output Override
The PWM output override bits allow the user to manu-
ally drive the PWM I/O pins to specified logic states,
independent of the duty cycle comparison units. The
PWM override bits are useful when controlling various
types of ECMs like a BLDC motor.
DS39616D-page 194
Note:
produce
Single-Pulse PWM Operation
Section 18.10 “PWM Output Override”
PWM CHANNEL OVERRIDE
PTPER and PDCx values are held as they
are after the single-pulse output. To have
another cycle of single pulse, only PTEN
has to be enabled.
+V
single-pulse
PWM1
CENTER CONNECTED
LOAD
PWM0
Load
output.
Single-pulse
for
OVDCOND and OVDCONS registers are used to
define the PWM override options. The OVDCOND
register
determine which PWM I/O pins will be overridden. The
OVDCONS register contains eight bits, POUT<7:0>,
that determine the state of the PWM I/O pins when a
particular output is overridden via the POVD bits.
The POVD bits are active-low control bits. When the
POVD bits are set, the corresponding POUT bit will
have no effect on the PWM output. In other words, the
pins corresponding to POVD bits that are set will have
the duty PWM cycle set by the PDCx registers. When
one of the POVD bits is cleared, the output on the cor-
responding PWM I/O pin will be determined by the
state of the POUT bit. When a POUT bit is set, the
PWM pin will be driven to its active state. When the
POUT bit is cleared, the PWM pin will be driven to its
inactive state.
18.10.1
The even numbered PWM I/O pins have override
restrictions when a pair of PWM I/O pins are operating
in the Complementary mode (PMODx = 0). In Comple-
mentary mode, if the even numbered pin is driven
active by clearing the corresponding POVD bit and by
setting POUT bits in the OVDCOND and OVDCONS
registers, the output signal is forced to be the comple-
ment of the odd numbered I/O pin in the pair (see
Figure 18-2
18.10.2
If the OSYNC bit in the PWMCON1 register is set, all
output overrides performed via the OVDCOND and
OVDCONS registers will be synchronized to the PWM
time base. Synchronous output overrides will occur on
the following conditions:
• When the PWM is in Edge-Aligned mode,
• When the PWM is in Center-Aligned mode,
synchronization occurs when PTMR is zero.
synchronization occurs when PTMR is zero and
when the value of PTMR matches PTPER.
Note 1: In the Complementary mode, the even
2: Dead time is inserted in the PWM
contains
COMPLEMENTARY OUTPUT MODE
OVERRIDE SYNCHRONIZATION
for details).
channel cannot be forced active by a
Fault or override event when the odd
channel is active. The even channel is
always the complement of the odd
channel with dead time inserted, before
the odd channel can be driven to its
active state, as shown in
channels even when they are in Override
mode.
eight
 2010 Microchip Technology Inc.
bits,
POVD<7:0>,
Figure
18-20.
that

Related parts for PIC18F2431-I/SO