AT90PWM3B-16MU Atmel, AT90PWM3B-16MU Datasheet - Page 169

• Manufacturer Part Number: AT90PWM3B-16MU
• Description: IC MCU AVR RISC 8K FLASH 32-QFN
• Manufacturer: Atmel
• Series: AVR® 90PWM Lightingr

Specifications of AT90PWM3B-16MU

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 27
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 11x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 32-QFN
• Package: 32QFN EP
• Device Core: AVR
• Family Name: 90P
• Maximum Speed: 16 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 27
• Interface Type: SPI/USART
• On-chip Adc: 11-chx10-bit
• Number Of Timers: 2
• Processor Series: AT90PWMx
• Core: AVR8
• Data Ram Size: 512 B
• Maximum Clock Frequency: 16 MHz
• Maximum Operating Temperature: + 105 C
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: EWAVR, EWAVR-BL
• Development Tools By Supplier: ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATAVRFBKIT, ATAVRISP2
• Minimum Operating Temperature: - 40 C
• On-chip Dac: 10 bit, 1 Channel
• For Use With: ATSTK600-SOIC - STK600 SOCKET/ADAPTER FOR SOIC770-1007 - ISP 4PORT ATMEL AVR MCU SPI/JTAG770-1005 - ISP 4PORT FOR ATMEL AVR MCU JTAG770-1004 - ISP 4PORT FOR ATMEL AVR MCU SPIATAVRMC200 - KIT EVAL FOR AT90PWM3 ASYNCATAVRFBKIT - KIT DEMO BALLAST FOR AT90PWM2ATAVRISP2 - PROGRAMMER AVR IN SYSTEMATSTK520 - ADAPTER KIT FOR 90PWM
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

16.25.16 PSC 0 Input Capture Register – PICR0H and PICR0L
16.25.17 PSC 1 Input Capture Register – PICR1H and PICR1L
16.25.18 PSC 2 Input Capture Register – PICR2H and PICR2L
4317J–AVR–08/10
• Bit 7 – PCSTn : PSC Capture Software Trig bit (not implemented on AT90PWM2/3)
Set this bit to trigger off a capture of the PSC counter. When reading, if this bit is set it means
that the capture operation was triggered by PCSTn setting otherwise it means that the capture
operation was triggered by a PSC input.
The Input Capture is updated with the PSC counter value each time an event occurs on the
enabled PSC input pin (or optionally on the Analog Comparator output) if the capture function is
enabled (bit PCAEnx in PFRCnx register is set).
The Input Capture Register is 12-bit in size. To ensure that both the high and low bytes are read
simultaneously when the CPU accesses these registers, the access is performed using an 8-bit
temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit or
12-bit registers.
Note for AT90PWM2/3 : This register is read only and a write to this register is not allowed.
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
Bit
Read/Write
Initial Value
PRFMnx3:0
1001b
1010b
1011b
1100b
1101b
1110b
1111b
PCST0
PCST1
PCST2
R
R
R
7
0
7
0
7
0
Description
PSC Input Mode 9: Fixed Frequency Edge Retrigger PSC
Reserved (do not use)
PSC Input Mode 14: Fixed Frequency Edge Retrigger PSC and Disactivate
Output
Reserved (do not use)
R
R
R
6
–
0
6
–
0
6
–
0
R
R
R
5
–
0
5
–
0
5
–
0
R
R
R
4
–
0
4
–
0
4
–
0
PICR0[7:0]
PICR1[7:0]
PICR2[7:0]
R
R
R
3
0
3
0
3
0
AT90PWM2/3/2B/3B
R
R
R
2
0
2
0
2
0
PICR0[11:8]
PICR1[11:8]
PICR2[11:8]
R
R
R
1
0
1
0
1
0
R
R
R
0
0
0
0
0
0
PICR0H
PICR0L
PICR1H
PICR1L
PICR2H
PICR2L
169