MCIMX357CJQ5C Freescale Semiconductor, MCIMX357CJQ5C Datasheet - Page 105
![MPU MX35 ARM11 400-MAPBGA](/photos/39/70/397059/imx357_sml.jpg)
MCIMX357CJQ5C
Manufacturer Part Number
MCIMX357CJQ5C
Description
MPU MX35 ARM11 400-MAPBGA
Manufacturer
Freescale Semiconductor
Series
i.MX35r
Specifications of MCIMX357CJQ5C
Core Processor
ARM11
Core Size
32-Bit
Speed
532MHz
Connectivity
1-Wire, CAN, EBI/EMI, Ethernet, I²C, MMC, SPI, SSI, UART/USART, USB OTG
Peripherals
DMA, I²S, LCD, POR, PWM, WDT
Number Of I /o
96
Program Memory Type
ROMless
Ram Size
128K x 8
Voltage - Supply (vcc/vdd)
1.33 V ~ 1.47 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
400-MAPBGA
Processor Series
i.MX357
Core
ARM1136JF-S
Data Bus Width
32 bit
Data Ram Size
128 KB
Interface Type
I2C, JTAG, UART
Maximum Clock Frequency
532 MHz
Number Of Timers
3
Operating Supply Voltage
1.33 V to 1.47 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Program Memory Size
-
Data Converters
-
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCIMX357CJQ5C
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MCIMX357CJQ5CR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
4.9.17.5
Figure 80
host terminates transfer,
Table 69
Freescale Semiconductor
Parameter
tn, tj
ATA
—
lists the timing parameters for the UDMA-in burst.
shows timing when the UDMA-in transfer starts,
UDMA-In Timing
Parameter
Figure
Figure 79
i.MX35 Applications Processors for Industrial and Consumer Products, Rev. 9
from
tkjn
ton
toff
Table 68. MDMA Read and Write Timing Parameters (continued)
Figure 81. UDMA-In Host Terminates Transfer Timing Diagram
78,
Figure 82
Figure 80. UDMA-In Transfer Starts Timing Diagram
tn = tj = tkjn = (max.(time_k,. time_jn) × T – (tskew1 + tskew2 + tskew6)
ton = time_on × T – tskew1
toff = time_off × T – tskew1
shows timing when the UDMA-in device terminates transfer, and
Value
Figure 81
shows timing when the UDMA-in
Controlling
Variable
time_jn
—
105