PIC16F72-I/SP Microchip Technology, PIC16F72-I/SP Datasheet - Page 307

• Manufacturer Part Number: PIC16F72-I/SP
• Description: IC PIC MCU FLASH 2KX14 28DIP
• Manufacturer: Microchip Technology
• Series: PIC® 16Fr

Specifications of PIC16F72-I/SP

• Program Memory Type: FLASH
• Program Memory Size: 3.5KB (2K x 14)
• Package / Case: 28-DIP (0.300", 7.62mm)
• Core Processor: PIC
• Core Size: 8-Bit
• Speed: 20MHz
• Connectivity: I²C, SPI
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 22
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 4 V ~ 5.5 V
• Data Converters: A/D 5x8b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Processor Series: PIC16F
• Core: PIC
• Data Bus Width: 8 bit
• Data Ram Size: 128 B
• Interface Type: I2C, SPI, SSP
• Maximum Clock Frequency: 20 MHz
• Number Of Programmable I/os: 22
• Number Of Timers: 3
• Operating Supply Voltage: 2 V to 5.5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: Through Hole
• 3rd Party Development Tools: 52715-96, 52716-328, 52717-734
• Development Tools By Supplier: ICE2000, DM163022
• Minimum Operating Temperature: - 40 C
• On-chip Adc: 8 bit, 5 Channel
• Data Rom Size: 8 B
• Height: 3.3 mm
• Length: 34.67 mm
• Supply Voltage (max): 5.5 V
• Supply Voltage (min): 2 V
• Width: 7.24 mm
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

17.4.8
1997 Microchip Technology Inc.
Baud Rate Generator
In I
register
stops until another reload has taken place. In I
cally. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin
is sampled high
Figure 17-18: Baud Rate Generator Block Diagram
Figure 17-19: Baud Rate Generator Timing With Clock Arbitration
2
SDA
SCL
BRG
value
BRG
reload
C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD
(Figure
SSPM3:SSPM0
17-18). When the BRG is loaded with this value, the BRG counts down to 0 and
(Figure
BRG counts
down
03h
SCL
17-19).
DX
SCL de-asserted but slave holds
SCL low (clock arbitration)
SSPM3:SSPM0
Preliminary
02h
SCL is sampled high, reload takes
place, and BRG starts its count.
BRG counts
down
Reload
Control
CLKOUT
01h
2
C master mode, the BRG is reloaded automati-
Reload
Section 17. MSSP
BRG counts
down
00h (hold off)
BRG Down Counter
DX-1
SSPADD<6:0>
SCL allowed to transition high
03h
DS31017A-page 17-31
Fosc/4
02h
17