MT48H8M32LFB5-75:H Micron Technology Inc, MT48H8M32LFB5-75:H Datasheet - Page 54

no-image

MT48H8M32LFB5-75:H

Manufacturer Part Number
MT48H8M32LFB5-75:H
Description
IC SDRAM 256MBIT 133MHZ 90VFBGA
Manufacturer
Micron Technology Inc
Datasheet

Specifications of MT48H8M32LFB5-75:H

Format - Memory
RAM
Memory Type
Mobile SDRAM
Memory Size
256M (8Mx32)
Speed
133MHz
Interface
Parallel
Voltage - Supply
1.7 V ~ 1.95 V
Operating Temperature
0°C ~ 70°C
Package / Case
90-VFBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MT48H8M32LFB5-75:H
Manufacturer:
MICRON
Quantity:
2 000
Part Number:
MT48H8M32LFB5-75:H
Manufacturer:
MICRON
Quantity:
4 000
Part Number:
MT48H8M32LFB5-75:H
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
MT48H8M32LFB5-75:H TR
Manufacturer:
Micron Technology Inc
Quantity:
10 000
COMMAND
Timing Diagrams
Figure 34:
PDF:09005aef8219eeeb/Source: 09005aef8219eedd
256mb_x16_sdram_y36m_1.fm - Rev G 6/09 EN
BA[1:0]
ADDR
DQM
A10
CKE
CLK
DQ
1
Power-up:
V
CLK stable
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
DD
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
T = 100µs
Initialize and Load Mode Register
and
t
CMS
t
CKS
Notes: 1. PRE = PRECHARGE command; AR = AUTO REFRESH command; LMR = LOAD MODE REGIS-
T0
NOP
t
t
High-Z
CKH
CMH
t
CK
2. Only NOPs or COMMAND INHIBITs may be issued during
3. At least one NOP or COMMAND INHIBIT is required during
TER command.
ALL BANKS
t
Precharge
AS
all banks
PRE
T1
t AH
t
(
(
(
(
(
(
(
(
RP
(
)
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
Tn + 1
AR
t
RFC
(
(
(
(
(
(
(
)
54
(
)
(
(
)
(
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
(
)
)
)
)
(
)
(
(
(
)
)
)
)
)
)
)
)
2
To + 1
AR
Micron Technology, Inc., reserves the right to change products or specifications without notice.
t
(
(
(
(
(
(
(
)
(
RFC
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
(
)
(
)
(
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
2
256Mb: x16, x32 Mobile SDRAM
t AS t AH
t
Load Mode
AS
BA0 = L,
BA1 = L
Register
CODE
Tp + 1
CODE
LMR
t
AH
t
MRD
(
(
(
(
(
(
(
(
t
)
)
)
)
)
)
(
)
(
(
(
(
(
)
(
(
(
)
)
)
)
)
)
)
)
)
RFC time.
(
(
(
(
(
(
(
(
(
(
)
(
)
(
)
(
(
)
)
(
)
(
)
(
)
)
)
)
)
)
)
)
)
)
Load Extended
Mode Register
t
MRD time.
3
BA0 = L,
BA1 = H
BA0 = L,
©2006 Micron Technology, Inc. All rights reserved.
BA1 = L
CODE
CODE
Tq + 1
LMR
Timing Diagrams
t
(
(
(
(
(
MRD
(
(
)
)
)
)
)
(
(
(
(
(
(
)
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
(
)
(
)
)
)
)
)
)
)
)
)
3
VALID
VALID
VALID
VALID
DON’T CARE
Tr + 1
(
(
(
(
(
(
)
)
)
)
)
)
(
(
(
(
(
(
(
(
(
)
)
)
)
)
)
)
)
)
(
(
(
(
(
(
(
(
)
(
)
(
)
(
)
(
)
(
)
(
(
)
)
)
)
)
)
)
)
)

Related parts for MT48H8M32LFB5-75:H