C8051F987-GMR Silicon Labs, C8051F987-GMR Datasheet - Page 98

no-image

C8051F987-GMR

Manufacturer Part Number
C8051F987-GMR
Description
8-bit Microcontrollers - MCU 8kB 512B RAM
Manufacturer
Silicon Labs
Datasheet

Specifications of C8051F987-GMR

Rohs
yes
Core
8051
Processor Series
C8051
Data Bus Width
8 bit
C8051F99x-C8051F98x
8.
The Capacitive Sense subsystem uses a capacitance-to-digital circuit to determine the capacitance on a
port pin. The module can take measurements from different port pins using the module’s analog
multiplexer. The module is enabled only when the CS0EN bit (CS0CN) is set to 1. Otherwise the module is
in a low-power shutdown state. The module can be configured to take measurements on one port pin or a
group of port pins, using auto-scan. A selectable gain circuit allows the designer to adjust the maximum
allowable capacitance. An accumulator is also included, which can be configured to average multiple
conversions on an input channel. Interrupts can be generated when CS0 completes a conversion or when
the measured value crosses a threshold defined in CS0THH:L.
98
. . .
CS0SS
Capacitive Sense (CS0)
Auto-Scan
CS0MX
Logic
CS0MD1
CS0SE
1x-8x
Port I/O and
Peripherals
Pin Monitor
CS0PM
CS0MD2
Digital Converter
Capacitance to
Figure 8.1. CS0 Block Diagram
Rev. 1.1
CS0MD3
CS0CN
12, 13, 14, or 16 bits
Conversion
Start
22-Bit Accumulator
Compare Logic
Greater Than
CS0THH:L
CS0DH:L
100
101
110
111
000
001
010
011
CS0BUSY (W)
Timer 0 Overflow
Timer 2 Overflow
Timer 1 Overflow
Timer 3 Overflow
Reserved
Initiated continuously
Initiated continuously
when auto-scan
enabled
CS0CF
CS0CMPF

Related parts for C8051F987-GMR